aboutsummaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/brw_vs_emit.c
Commit message (Expand)AuthorAgeFilesLines
* i965: Replace the subroutine-skipping jump in VS with a NOP if it's a NOP.Eric Anholt2009-08-071-1/+5
* i965: Fix dangerous warning I let slip in.Eric Anholt2009-08-041-1/+1
* i965: Respect CondSwizzle in OPCODE_IF.Eric Anholt2009-08-041-1/+21
* i965: Emit conditional code updates as required for GLSL VS if statements.Eric Anholt2009-08-041-0/+13
* i965: Hook up the disassembler for INTEL_DEBUG={wm,vs}.Eric Anholt2009-08-041-1/+10
* i965: Even if no VS inputs are set, still load some amount of URB as required.Eric Anholt2009-08-031-0/+11
* i965: Make sure the VS URB size is big enough to fit a VF VUE.Eric Anholt2009-08-031-2/+8
* i965: add support for new chipsetsXiang, Haihao2009-07-131-6/+30
* i965: first attempt at handling URB overflow when there's too many vs outputsBrian Paul2009-06-301-4/+48
* i965: comments and a new assertionBrian Paul2009-06-301-2/+4
* i965: initial code for loops in vertex programsBrian Paul2009-06-191-2/+38
* i965: asst clean-ups, etc in brw_vs_emit()Brian Paul2009-06-191-11/+10
* i965: const qualifiersBrian Paul2009-05-081-2/+2
* i965: relAddr local var (to make debug/test a little easier)Brian Paul2009-05-071-5/+6
* Merge branch 'const-buffer-changes'Brian Paul2009-05-011-5/+10
|\
| * i965: only upload constant buffer data when we actually need the const bufferBrian Paul2009-04-271-5/+6
| * i965: disable debug printfBrian Paul2009-04-221-1/+1
| * i965: enable VS constant buffersBrian Paul2009-04-221-5/+9
* | i965: only upload constant buffer data when we actually need the const bufferBrian Paul2009-04-271-5/+5
|/
* i915: fix broken indirect constant buffer readsBrian Paul2009-04-171-7/+36
* i965: updated CURBE allocation codeBrian Paul2009-04-171-2/+4
* Merge branch 'register-negate'Brian Paul2009-04-161-4/+4
|\
| * mesa: merge the prog_src_register::NegateBase and NegateAbs fieldsBrian Paul2009-04-141-4/+4
* | i965: implement relative addressing for VS constant buffer readsBrian Paul2009-04-161-55/+59
* | i965: handle address reg in get_dst()Brian Paul2009-04-161-0/+4
* | i965: fix const buffer temp register clobberingBrian Paul2009-04-161-7/+18
|/
* i965: fix VS constant buffer readsBrian Paul2009-04-141-10/+0
* i965: checkpoint commit: VS constant buffersBrian Paul2009-04-141-42/+187
* i965: formatting clean-upsBrian Paul2009-04-031-3/+4
* i965: whitespace changes, commentsBrian Paul2009-04-031-13/+24
* i965: debug code, use gl_register_file typeBrian Paul2009-03-131-1/+7
* i965: rewrite the code for handling shader subroutine callsBrian Paul2009-02-131-35/+36
* i965: add missing break for OPCODE_RET caseBrian Paul2009-02-131-0/+1
* i965: Delete old metaops code now that there are no remaining consumers.Eric Anholt2009-02-021-11/+5
* i965: Remove gratuitous whitespace in INTEL_DEBUG=wm output.Eric Anholt2009-01-211-1/+1
* i965: Note when we drop saturate mode on the floor in a VP.Eric Anholt2009-01-071-0/+5
* i965: Add support for LRP in VPs.Eric Anholt2009-01-071-0/+42
* i965: implement OPCODE_TRUNC (round toward zero) on vertex path.Brian Paul2009-01-051-0/+4
* i965: fix commentBrian Paul2009-01-011-1/+1
* i965: implement OPCODE_NRM3/NRM4Brian Paul2009-01-011-3/+33
* i965: whitespace, comment changesBrian Paul2009-01-011-26/+11
* 965 / GLSL: Use full precision for EXP instructionIan Romanick2008-12-191-1/+1
* i965: Clean up stale NDC comment.Eric Anholt2008-11-021-2/+1
* i965: Avoid vs header computation for negative rhw on G4X.Eric Anholt2008-11-021-3/+3
* i965: Merge GM45 into the G4X chipset define.Eric Anholt2008-11-021-1/+1
* i965: support for sin() and cos() in vertex shaders.Sam Hocevar2008-09-251-0/+6
* i965: more meaningful message for unsupported opcodes.Sam Hocevar2008-09-251-1/+4
* 965: Fix color clamping issuesKrzysztof Czurylo2008-08-211-0/+21
* Formatting changes to ease application of patchesIan Romanick2008-08-211-4/+5
* Revert "965: Fix color clamping issues"Ian Romanick2008-07-241-23/+3
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-29 06:54:46 +0000