aboutsummaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/brw_vs.c
Commit message (Collapse)AuthorAgeFilesLines
* i965: Remove brw->attribs now that we can just always look in the GLcontext.Eric Anholt2009-02-021-3/+4
|
* i965: Delete old metaops code now that there are no remaining consumers.Eric Anholt2009-02-021-6/+1
|
* Revert "Revert "Merge branch 'drm-gem'""Dave Airlie2008-08-241-2/+1
| | | | This reverts commit 7c81124d7c4a4d1da9f48cbf7e82ab1a3a970a7a.
* Revert "Merge branch 'drm-gem'"Dave Airlie2008-08-241-1/+2
| | | | | | | | This reverts commit 53675e5c05c0598b7ea206d5c27dbcae786a2c03. Conflicts: src/mesa/drivers/dri/i965/brw_wm_surface_state.c
* intel-gem: Update to new check_aperture API for classic mode.Eric Anholt2008-08-081-2/+1
| | | | | | To do this, I had to clean up some of 965 state upload stuff. We may end up over-emitting state in the aperture overflow case, but that should be rare, and I'd rather have the simplification of state management.
* i965: initial attempt at fixing the aperture overflowDave Airlie2008-04-181-2/+3
| | | | | | | | | Makes state emission into a 2 phase, prepare sets things up and accounts the size of all referenced buffer objects. The emit stage then actually does the batchbuffer touching for emitting the objects. There is an assert in dri_emit_reloc if a reloc occurs for a buffer that hasn't been accounted yet.
* i965: new integrated graphics chipset supportXiang, Haihao2008-01-291-1/+1
|
* [965] Replace the state cache suballocator with direct dri_bufmgr use.Eric Anholt2007-12-141-16/+14
| | | | | | | | | | | | | | | | | | | | | | | The user-space suballocator that was used avoided relocation computations by using the general and surface state base registers and allocating those types of buffers out of pools built on top of single buffer objects. It also avoided calls into the buffer manager for these small state allocations, since only one buffer object was being used. However, the buffer allocation cost appears to be low, and with relocation caching, computing relocations for buffers is essentially free. Additionally, implementing the suballocator required a don't-fence-subdata flag to disable waiting on buffer maps so that writing new data didn't block on rendering using old data, and careful handling when mapping to update old data (which we need to do for unavoidable relocations with FBOs). More importantly, when the suballocator filled, it had no replacement algorithm and just threw out all of the contents and forced them to be recomputed, which is a significant cost. This is the first step, which just changes the buffer type, but doesn't yet improve the hash table to not result in full recompute on overflow. Because the buffers are all allocated out of the general buffer allocator, we can no longer use the general/surface state bases to avoid relocations, and they are set to 0 instead.
* Revert "[965] Add missing flagging of new stage programs for updating stage ↵Eric Anholt2007-12-051-18/+6
| | | | | | | | | state." I had forgotten part of brw_state_cache.c that made this fix not relevant for master (last_addr comparison and flagging based on cache id). This reverts commit a4642f3d18bdaebaba31e5dee72fe5de9d890ffb.
* [965] Add missing flagging of new stage programs for updating stage state.Eric Anholt2007-12-051-6/+18
| | | | | | Otherwise, choosing a new program wouldn't necessarily update the state, and and an old program could be executed, leading to various sorts of pretty pictures or hangs.
* Update DRI drivers for new glsl compiler.Brian2007-02-231-2/+1
| | | | | | Mostly: - update #includes - update STATE_* token code
* cleanup code, compiles with vbo changesKeith Whitwell2006-10-311-3/+2
|
* eliminate rhw divide under some circumstancesKeith Whitwell2006-10-051-1/+6
|
* Simplify the immediate and displaylist code. Treat VertexAttrib*ARBKeith Whitwell2006-09-061-1/+2
| | | | | as non-aliasing and cope with the >32 attributes that result, taking materials into account.
* Add Intel i965G/Q DRI driver.Eric Anholt2006-08-091-0/+128
This driver comes from Tungsten Graphics, with a few further modifications by Intel.