summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/brw_structs.h
Commit message (Expand)AuthorAgeFilesLines
* i965: Delete sampler state structures.Kenneth Graunke2014-08-021-99/+0
* i965: Drop the degenerate brw_sampler_default_color structure.Kenneth Graunke2014-08-021-4/+0
* i965: Replace struct brw_compact_instruction with brw_compact_inst.Matt Turner2014-06-261-26/+0
* i965: Replace 'struct brw_instruction' with 'brw_inst'.Matt Turner2014-06-261-5/+0
* i965: Throw out guts of struct brw_instruction.Matt Turner2014-06-261-644/+1
* i965: Make gen7_pi field of brw_instruction use unsigned instead of GLuintKristian Høgsberg2014-06-091-12/+12
* i965: add struct and SFID for pixel interpolator messagesChris Forbes2014-01-181-0/+21
* s/Tungsten Graphics/VMware/José Fonseca2014-01-171-2/+2
* i965: Don't use GL types in files shared with intel-gpu-tools.Kenneth Graunke2013-12-051-809/+809
* i965: Drop trailing whitespace from files shared with intel-gpu-tools.Kenneth Graunke2013-12-051-234/+234
* i965: Cite the Ivybridge PRM for DP message descriptor fields.Kenneth Graunke2013-07-151-3/+3
* i965: Remove some dead code.Kenneth Graunke2013-07-031-31/+0
* i965: Add Gen7+ fields to brw_instruction and add comments.Matt Turner2013-05-061-12/+19
* i965: Replace structs with bit-shifting for Gen7 SURFACE_STATE entries.Kenneth Graunke2013-01-031-102/+0
* i965: Move BRW_MAX_GRF and similar defines to brw_reg.h.Kenneth Graunke2012-12-151-18/+0
* i965: Add the new flag_reg_nr instruction field from IVB.Eric Anholt2012-12-111-4/+8
* i965: Correct the name and usage of the flag subregister number field.Eric Anholt2012-12-111-5/+5
* i965: Remove bogus flag_reg_nr field from bits3.Eric Anholt2012-12-111-4/+2
* i965: Add support for instruction compaction.Eric Anholt2012-09-171-0/+26
* i965: Fix typo in shader channel select field name.Kenneth Graunke2012-07-271-4/+4
* i965/msaa: Add CMS MSAA settings to brw_structs.h.Paul Berry2012-07-111-2/+20
* i965: Set "Shader Channel Select" fields in Haswell's SURFACE_STATE.Kenneth Graunke2012-03-301-1/+8
* i965: Add support for the MAD opcode on gen6+.Eric Anholt2012-02-101-0/+37
* i965/fs: Fix rendering corruption in unigine tropics.Eric Anholt2012-01-301-0/+11
* i965: Replace a should-never-happen fallback with asserts where it matters.Eric Anholt2011-11-111-2/+0
* i965: Document most of the brw_instruction message structs.Kenneth Graunke2011-10-181-39/+79
* i965: Rename pixel_scoreboard_clear to last_render_target for clarity.Kenneth Graunke2011-10-181-4/+4
* i965: Document the brw_instruction Message Descriptor structures.Kenneth Graunke2011-10-181-2/+27
* i965: Remove unused structures for command packets.Kenneth Graunke2011-07-071-433/+0
* i965: Emit 3DSTATE_VF_STATISTICS in OUT_BATCH style.Kenneth Graunke2011-07-071-8/+0
* i965: Convert 3DSTATE_GLOBAL_DEPTH_OFFSET_CLAMP to OUT_BATCH style.Kenneth Graunke2011-07-071-9/+0
* i965: Remove brw_surface_state struct that is now unused.Eric Anholt2011-05-311-74/+0
* i965: Add support for IF/ELSE/ENDIF control flow on Ivybridge.Kenneth Graunke2011-05-171-0/+1
* i965: Fix sampler message descriptor on Ivybridge.Kenneth Graunke2011-05-171-0/+12
* i965: Fix SAMPLER_STATE on Ivybridge.Kenneth Graunke2011-05-171-0/+48
* i965: Update SURFACE_STATE for Ivybridge.Kenneth Graunke2011-05-171-0/+78
* i965: Fix the URB write message descriptor on Ivybridge.Kenneth Graunke2011-05-171-0/+14
* i965: Fix render target writes on Ivybridge.Kenneth Graunke2011-05-171-0/+16
* i965: Initial Ivybridge Viewport state setup.Kenneth Graunke2011-05-171-0/+22
* i965: Rename dp_render_target struct to gen6_dp.Kenneth Graunke2011-05-131-1/+1
* i965: Remove dead vertex buffer structs.Kenneth Graunke2011-04-201-25/+0
* i965: Convert 3DPRIMITIVE command from struct-style to OUT_BATCH style.Kenneth Graunke2011-04-181-19/+0
* i965: Add new HiZ related bits to WM_STATE.Kenneth Graunke2011-01-101-1/+8
* i965: Correct the dp_read message descriptor setup on g4x.Eric Anholt2010-12-231-0/+12
* i965: remove unused variable since brw_wm_glsl.c removal.Eric Anholt2010-12-091-1/+1
* i965: Set render_cache_read_write surface state bit on gen6 constant surfs.Eric Anholt2010-12-091-0/+5
* i965: Set up the correct texture border color state struct for Ironlake.Eric Anholt2010-12-091-0/+9
* i965: Add support for gen6 BREAK ISA emit.Eric Anholt2010-12-011-0/+15
* i965: Fix up IF/ELSE/ENDIF for gen6.Eric Anholt2010-10-061-0/+12
* i965: fix scissor state on sandybridgeZhenyu Wang2010-09-281-3/+5
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-23 20:37:20 +0000