aboutsummaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/brw_fs_reg_allocate.cpp
Commit message (Expand)AuthorAgeFilesLines
* i965/fs: Dump IR when fatally not compiling due to bad register spilling.Eric Anholt2013-06-261-1/+2
* glsl: Remove ir_print_visitor.h includes and usageEric Anholt2013-06-211-1/+0
* i965/fs: Make virtual grf live intervals actually cover their used range.Eric Anholt2013-05-091-2/+1
* i965: Share the register file enum between the two backends.Eric Anholt2013-05-021-2/+2
* i965: Ask the register allocator to round-robin through registers.Eric Anholt2013-04-041-0/+2
* i965/fs: Bake regs_written into the IR instead of recomputing it later.Eric Anholt2013-04-011-4/+4
* i965/fs: Add a comment about about an implementation detail.Eric Anholt2013-03-111-0/+4
* i965/fs: Rewrite discards to use a flag subreg to track discarded pixels.Eric Anholt2012-12-111-3/+0
* i965/fs: Move brw_wm_compile::dispatch_width into fs_visitor.Kenneth Graunke2012-11-261-5/+5
* i965/gen4: Fix LOD bias texturing since my fixed reg classes change.Eric Anholt2012-11-251-10/+18
* i965/fs: Fix typo in refactor of brw_fs_reg_allocate.cpp.Eric Anholt2012-10-191-1/+1
* i965/fs: Statically allocate the reg_sets at context initialization.Eric Anholt2012-10-171-27/+35
* i965/fs: Allocate registers in the unused parts of the gen7 MRF hack range.Eric Anholt2012-10-171-1/+61
* i965/fs: Reduce the interference between payload regs and virtual GRFs.Eric Anholt2012-10-171-19/+150
* i965/fs: Expose the payload registers to the register allocator.Eric Anholt2012-10-171-7/+39
* i965/fs: Remove extra allocation for classes[].Eric Anholt2012-10-171-1/+1
* i965/fs: Make the register allocation class_sizes[] choice static.Eric Anholt2012-10-171-60/+41
* i965: Share the predicate field between FS and VS.Eric Anholt2012-10-171-1/+1
* i965: Don't spill "smeared" registers.Paul Berry2012-09-251-0/+15
* ra: Add q_values parameter to ra_set_finalize()Tom Stellard2012-09-191-1/+1
* i965: Add INTEL_DEBUG=perf for failure to compile 16-wide shaders.Eric Anholt2012-08-121-1/+2
* i965/fs: Make register spill/unspill only do the regs for that instruction.Eric Anholt2012-07-181-33/+33
* i965/fs: Rename virtual_grf_next to virtual_grf_count.Eric Anholt2012-07-181-12/+12
* i965/fs: Enable register spilling on gen7 too.Eric Anholt2012-02-141-2/+0
* i965/fs: Add missing register allocation for 3rd sources.Eric Anholt2012-02-101-0/+2
* i965/fs: Fix rendering corruption in unigine tropics.Eric Anholt2012-01-301-3/+3
* mesa: Make the register allocator allocation take a ralloc context.Eric Anholt2012-01-181-1/+1
* i965/gen6+: Parameterize barycentric interpolation modes.Paul Berry2011-10-271-1/+10
* i965: Fix Android build by removing relative includesChad Versace2011-08-301-3/+3
* i965: Create a shared enum for hardware and compiler-internal opcodes.Eric Anholt2011-08-161-17/+3
* i965: Drop the reg/hw_reg distinction.Eric Anholt2011-08-101-2/+2
* i965/fs: Factor out the register allocator setup to a separate function.Eric Anholt2011-08-101-66/+82
* i965/fs: Simplify the register allocator using a map from RA reg to GRF.Eric Anholt2011-08-101-41/+38
* i965/fs: Eliminate the magic nature of virtual GRF 0.Eric Anholt2011-08-101-21/+12
* i965/fs: Use the new convenience interface for setting up reg conflicts.Eric Anholt2011-08-101-22/+7
* i965/fs: Stop using the exec_list iterator.Eric Anholt2011-07-291-8/+8
* i965/gen5: Fix grf_used calculation for 16-wide.Eric Anholt2011-06-241-5/+4
* i965: Disable register spilling on Ivybridge for now.Kenneth Graunke2011-05-171-0/+2
* i965/fs: Add support for 16-wide dispatch to the register allocator.Eric Anholt2011-04-261-19/+37
* i965/fs: Add gen6 register spilling support.Eric Anholt2011-04-171-2/+0
* i965/fs: Make compile failure more verbose with INTEL_DEBUG=wm.Eric Anholt2011-03-241-4/+6
* Convert everything from the talloc API to the ralloc API.Kenneth Graunke2011-01-311-4/+4
* glsl, i965: Remove unnecessary talloc includes.Kenneth Graunke2011-01-211-1/+0
* i965: Clarify when we need to (re-)calculate live intervals.Eric Anholt2011-01-121-0/+4
* i965: Disable register spilling on gen6 until it's fixed.Eric Anholt2010-10-261-1/+1
* i965: Add support for pull constants to the new FS backend.Eric Anholt2010-10-221-0/+1
* i965: Add support for register spilling.Eric Anholt2010-10-211-5/+158
* i965: Split register allocation out of the ever-growing brw_fs.cpp.Eric Anholt2010-10-211-0/+265
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-29 23:47:17 +0000