summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/brw_fs.h
Commit message (Expand)AuthorAgeFilesLines
* i965/fs: Show register pressure in dump_instructions() output.Kenneth Graunke2014-01-211-0/+1
* i965: Compute the number of live registers at each IP.Kenneth Graunke2014-01-211-0/+3
* i965/fs: Add and use MAX_SAMPLER_MESSAGE_SIZE definition.Matt Turner2014-01-211-0/+2
* i965: Create a new fragment shader backend for Broadwell.Kenneth Graunke2014-01-181-0/+63
* i965/fs: add support for gl_SampleMaskIn[]Chris Forbes2013-12-141-0/+1
* i965/fs: Sample from MCS surface when requiredChris Forbes2013-12-071-1/+2
* i965/fs: New peephole optimization to flatten IF/BREAK/ENDIF.Matt Turner2013-12-041-0/+1
* i965/fs: New peephole optimization to generate SEL.Matt Turner2013-12-041-0/+1
* i965/fs: Add SEL() convenience function.Matt Turner2013-12-041-0/+1
* i965/fs: Rename register_coalesce_2() -> register_coalesce().Matt Turner2013-12-041-1/+1
* i965/fs: Remove now useless register_coalesce() pass.Matt Turner2013-12-041-1/+0
* i965/fs: Remove force_sechalf stackKenneth Graunke2013-11-161-3/+0
* i965/fs: Try a different pre-scheduling heuristic if the first spills.Eric Anholt2013-11-121-2/+2
* i965/fs: Gen4-5: Implement alpha test in shader for MRTChris Forbes2013-11-061-0/+1
* i965: Expose brw_reg_from_fs_reg() to other files.Kenneth Graunke2013-11-041-0/+2
* i965/gen7: Handle atomic instructions from the FS back-end.Francisco Jerez2013-11-041-0/+9
* i965: Add FS backend for builtin gl_SampleMask[]Anuj Phogat2013-11-011-0/+5
* i965: Add FS backend for builtin gl_SampleIDAnuj Phogat2013-11-011-0/+7
* i965: Add FS backend for builtin gl_SamplePositionAnuj Phogat2013-11-011-0/+2
* i965/fs: Add reads_flag() and writes_flag() to fs_inst.Matt Turner2013-10-301-0/+3
* i965/fs: Add is_null() method to fs_reg.Matt Turner2013-10-301-0/+1
* i965/fs: Use the gen7 scratch read opcode when possible.Eric Anholt2013-10-301-0/+1
* i965: Merge together opcodes for SHADER_OPCODE_GEN4_SCRATCH_READ/WRITEEric Anholt2013-10-301-2/+2
* i965/fs: Exit the compile if spilling would overwrite in-use MRFs.Eric Anholt2013-10-301-0/+1
* i965/fs: Split "find what MRFs were used" to a helper function.Eric Anholt2013-10-301-0/+1
* i965/fs: Update an ancient, wrong comment about reg_offset.Eric Anholt2013-10-301-3/+5
* i965/gen7: Implement code generation for untyped surface read instructions.Francisco Jerez2013-10-291-0/+4
* i965/gen7: Implement code generation for untyped atomic instructions.Francisco Jerez2013-10-291-0/+5
* i965: Make a brw_stage_prog_data for storing the SURF_INDEX information.Eric Anholt2013-10-151-0/+1
* i965/fs: Convert gen7 to using GRFs for texture messages.Eric Anholt2013-10-101-1/+4
* i965/fs: Keep a copy of the live variables class around.Eric Anholt2013-10-101-1/+5
* i965/fs: Create a helper function for invalidating live intervals.Kenneth Graunke2013-10-101-0/+1
* i965: Remove the "ARF" register file.Matt Turner2013-10-071-5/+5
* i965: Generate code for ir_binop_carry and ir_binop_borrow.Matt Turner2013-10-071-0/+2
* i965: Add UD null register helpers.Matt Turner2013-10-071-0/+1
* i965/fs: Add support for ir_tg4Chris Forbes2013-10-031-0/+1
* i965: Switch fs_inst to the non-zeroing allocator.Francisco Jerez2013-10-011-1/+1
* i965: Switch ip_record to the non-zeroing allocator.Francisco Jerez2013-10-011-1/+1
* i965, mesa: Use the new DECLARE_R[Z]ALLOC_CXX_OPERATORS macros.Kenneth Graunke2013-09-211-31/+3
* i965/fs: Expose "urb_setup" as part of brw_wm_prog_data.Paul Berry2013-09-161-1/+0
* i965/fs: Add support for translating ir_triop_fma into MAD.Matt Turner2013-08-271-0/+1
* i965/fs: Track the binding table size in brw_wm_prog_data.Kenneth Graunke2013-08-191-0/+2
* i965/fs: Optimize IF/MOV/ELSE/MOV/ENDIF to SEL when possible.Kenneth Graunke2013-08-121-0/+1
* glsl: add ir_emit_vertex and ir_end_primitive instruction typesBryan Cain2013-08-011-0/+2
* i965: Delete intel_context entirely.Kenneth Graunke2013-07-091-1/+0
* i965: Implement 16-wide math on G45 and Ironlake.Kenneth Graunke2013-06-161-0/+3
* i965: fix problem with constant out of bounds access (v3)Dave Airlie2013-06-041-0/+1
* i965/fs: Make virtual grf live intervals actually cover their used range.Eric Anholt2013-05-091-2/+2
* i965/fs: Add support for bit instructions.Matt Turner2013-05-061-0/+7
* i965: Share the register file enum between the two backends.Eric Anholt2013-05-021-10/+0