index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
mesa
/
drivers
/
dri
/
i965
/
brw_fs.cpp
Commit message (
Expand
)
Author
Age
Files
Lines
*
i965: rename tex_ms to tex_cms
Topi Pohjolainen
2014-01-23
1
-1
/
+1
*
i965: Ignore 'centroid' interpolation qualifier in case of persample shading
Anuj Phogat
2014-01-21
1
-1
/
+1
*
i965: Use sample barycentric coordinates with per sample shading
Anuj Phogat
2014-01-21
1
-3
/
+10
*
i965/fs: Optimize LRP with x == y into a MOV.
Matt Turner
2014-01-21
1
-0
/
+10
*
i965/fs: Print the maximum register pressure.
Matt Turner
2014-01-21
1
-1
/
+3
*
i965/fs: Show register pressure in dump_instructions() output.
Kenneth Graunke
2014-01-21
1
-0
/
+14
*
i965: Compute the number of live registers at each IP.
Kenneth Graunke
2014-01-21
1
-0
/
+18
*
i965/fs: Call opt_peephole_sel later in the optimization loop.
Matt Turner
2014-01-21
1
-1
/
+1
*
i965/fs: Calculate interference better in register_coalesce.
Matt Turner
2014-01-21
1
-7
/
+72
*
i965/fs: Support coalescing registers of size > 1.
Matt Turner
2014-01-21
1
-23
/
+59
*
i965/fs: Add a comment explaining how register coalescing works.
Matt Turner
2014-01-21
1
-0
/
+12
*
i965: Print reg_offset for vgrf of size > 1 in dump_instruction().
Matt Turner
2014-01-21
1
-3
/
+3
*
i965: Create a new fragment shader backend for Broadwell.
Kenneth Graunke
2014-01-18
1
-5
/
+11
*
i965: Replace 8-wide and 16-wide with SIMD8 and SIMD16.
Eric Anholt
2014-01-17
1
-15
/
+15
*
i965: Stop doing our optimization on a copy of the GLSL IR.
Eric Anholt
2014-01-17
1
-2
/
+2
*
i965/fs: add support for gl_SampleMaskIn[]
Chris Forbes
2013-12-14
1
-1
/
+22
*
glsl: move variables in to ir_variable::data, part II
Tapani Pälli
2013-12-12
1
-1
/
+1
*
glsl: move variables in to ir_variable::data, part I
Tapani Pälli
2013-12-12
1
-4
/
+4
*
glsl: introduce data section to ir_variable
Tapani Pälli
2013-12-12
1
-2
/
+2
*
i965: Add shader opcode for sampling MCS surface
Chris Forbes
2013-12-07
1
-0
/
+1
*
i965/fs: New peephole optimization to flatten IF/BREAK/ENDIF.
Matt Turner
2013-12-04
1
-0
/
+1
*
i965/fs: New peephole optimization to generate SEL.
Matt Turner
2013-12-04
1
-0
/
+1
*
i965/fs: Add SEL() convenience function.
Matt Turner
2013-12-04
1
-0
/
+1
*
i965: Print conditional mod in dump_instruction().
Matt Turner
2013-12-04
1
-1
/
+1
*
i965: Print argument types in dump_instruction().
Matt Turner
2013-12-04
1
-1
/
+5
*
i965/fs: Print ARF registers properly in dump_instruction().
Matt Turner
2013-12-04
1
-2
/
+46
*
i965: Don't print extra (null) arguments in dump_instruction().
Matt Turner
2013-12-04
1
-2
/
+2
*
i965/fs: Rename register_coalesce_2() -> register_coalesce().
Matt Turner
2013-12-04
1
-5
/
+5
*
i965/fs: Remove now useless register_coalesce() pass.
Matt Turner
2013-12-04
1
-147
/
+0
*
i965/fs: Let register_coalesce_2() eliminate self-moves.
Matt Turner
2013-12-04
1
-1
/
+2
*
i965: Always reserve binding table space for at least one render target.
Kenneth Graunke
2013-11-27
1
-1
/
+4
*
i965/fs: Fix misleading comment.
Francisco Jerez
2013-11-26
1
-1
/
+1
*
i965/fs: Make the first pre-allocation heuristic be the post heuristic.
Eric Anholt
2013-11-22
1
-21
/
+41
*
i965: Add a pass to remove dead control flow.
Matt Turner
2013-11-20
1
-0
/
+2
*
i965/fs: Use source's original type in register_coalesce().
Matt Turner
2013-11-20
1
-0
/
+1
*
i965/fs: Remove force_sechalf stack
Kenneth Graunke
2013-11-16
1
-14
/
+0
*
i965: Assert that IF with cmod is Gen6 only.
Matt Turner
2013-11-15
1
-2
/
+2
*
i965/fs: Try a different pre-scheduling heuristic if the first spills.
Eric Anholt
2013-11-12
1
-6
/
+19
*
i965/fs: Do instruction pre-scheduling just before register allocation.
Eric Anholt
2013-11-12
1
-2
/
+2
*
i965/fs: Gen4-5: Implement alpha test in shader for MRT
Chris Forbes
2013-11-06
1
-0
/
+3
*
i965/fs: Gen4-5: Setup discard masks for MRT alpha test
Chris Forbes
2013-11-06
1
-1
/
+1
*
i965: Add a 'has_side_effects' back-end instruction predicate.
Francisco Jerez
2013-11-04
1
-15
/
+10
*
i965: Add FS backend for builtin gl_SampleID
Anuj Phogat
2013-11-01
1
-0
/
+48
*
i965: Add FS backend for builtin gl_SamplePosition
Anuj Phogat
2013-11-01
1
-0
/
+79
*
i965/fs: Optimize saturating SEL.G(E) with imm val <= 0.0f.
Matt Turner
2013-11-01
1
-0
/
+14
*
i965/fs: Optimize saturating SEL.L(E) with imm val >= 1.0.
Matt Turner
2013-11-01
1
-0
/
+22
*
i965/fs: Optimize OR with identical sources into a MOV.
Matt Turner
2013-11-01
1
-0
/
+8
*
i965/fs: Add reads_flag() and writes_flag() to fs_inst.
Matt Turner
2013-10-30
1
-0
/
+13
*
i965/fs: Add is_null() method to fs_reg.
Matt Turner
2013-10-30
1
-0
/
+8
*
i965: Merge together opcodes for SHADER_OPCODE_GEN4_SCRATCH_READ/WRITE
Eric Anholt
2013-10-30
1
-2
/
+2
[next]