summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/brw_eu.h
Commit message (Expand)AuthorAgeFilesLines
* i965: Split struct brw_reg out from brw_eu.h into its own header.Kenneth Graunke2012-12-151-709/+1
* i965/fs: Improve performance of shaders that start out with a discard.Eric Anholt2012-12-111-0/+1
* i965/fs: Add an instruction flag for choosing the flag subregister.Eric Anholt2012-12-111-0/+1
* i965: Let brw_flag_reg() choose the flag reg and subreg.Eric Anholt2012-12-111-3/+3
* i965: Add a debug flag for counting cycles spent in each compiled shader.Eric Anholt2012-12-051-1/+5
* i965: Add a header_present flag for setting up dp read messages.Eric Anholt2012-12-041-0/+1
* i965: Remove VS constant buffer read support from brw_eu_emit.c.Kenneth Graunke2012-11-011-11/+0
* i965: Delete some dead code from brw_eu_emit.c.Kenneth Graunke2012-10-091-12/+0
* i965: Add support for instruction compaction on Gen7.Kenneth Graunke2012-09-171-0/+1
* i965: Add support for instruction compaction.Eric Anholt2012-09-171-0/+13
* i965: Move program dump to a helper function in brw_eu.c.Eric Anholt2012-09-171-0/+2
* i965: Drop the confusing saturate argument to math instruction setup.Eric Anholt2012-08-081-2/+0
* i965: Make brw_set_saturate() use stdbool.Eric Anholt2012-08-081-1/+1
* i965: Add support for AVG instruction.Paul Berry2012-07-201-0/+1
* i965/gen6+: Add support for GL_ARB_blend_func_extended.Eric Anholt2012-05-231-0/+1
* Revert "i965/fs: Jump from discard statements to the end of the program when ...Eric Anholt2012-05-141-1/+0
* intel: Add extern "C" declarations to headersPaul Berry2012-05-101-0/+8
* i965: Remove vestiges of function call support from the old VS backend.Kenneth Graunke2012-04-091-20/+0
* i965/fs: Jump from discard statements to the end of the program when done.Eric Anholt2012-03-161-0/+1
* i965: Add support for the MAD opcode on gen6+.Eric Anholt2012-02-101-1/+16
* i965: Expose brw_set_sampler_message for use outside brw_eu_emit.c.Kenneth Graunke2012-01-261-0/+11
* i965: increase the brw eu instruction store size dynamicallyYuanhan Liu2011-12-261-2/+2
* i965: get the jmp distance by instruction indexYuanhan Liu2011-12-261-2/+1
* i965: let the if_stack just store the instruction indexYuanhan Liu2011-12-261-1/+3
* i965: Don't make consumers of brw_CONT/brw_WHILE track if depth in loop.Eric Anholt2011-12-211-2/+8
* i965: Don't make consumers of brw_DO()/brw_WHILE() track loop start.Eric Anholt2011-12-211-2/+10
* i965: Drop unused do_insn argument from gen6_CONT().Eric Anholt2011-12-211-2/+1
* i965 gen6: Initial implementation of transform feedback.Paul Berry2011-12-201-0/+7
* i965 gen6: Implement pass-through GS for transform feedback.Paul Berry2011-12-071-0/+5
* i965/gen4: Fix sampling from integer textures.Eric Anholt2011-11-171-1/+2
* i965: Rename pixel_scoreboard_clear to last_render_target for clarity.Kenneth Graunke2011-10-181-1/+1
* i965: Remove EOT parameter from brw_SAMPLE and brw_set_sampler_message.Kenneth Graunke2011-10-181-1/+0
* intel: Convert from GLboolean to 'bool' from stdbool.h.Kenneth Graunke2011-10-181-12/+12
* i965: Fix computation of abs(-x) in FSPaul Berry2011-10-111-0/+1
* i965: Replace incorrect use of GLboolean with enum brw_compression.Kenneth Graunke2011-10-111-1/+1
* i965/vs: Add support for pull constant loads for uniform arrays.Eric Anholt2011-08-301-0/+3
* i965: Make some EU emit code for DP read/write messages non-static.Eric Anholt2011-08-161-0/+27
* i965: Start adding the VS visitor and codegen.Eric Anholt2011-08-161-0/+3
* i965: Move IF stack handling into the EU abstraction layer/brw_compile.Kenneth Graunke2011-05-171-6/+10
* i965: Get a ralloc context into brw_compile.Kenneth Graunke2011-05-171-1/+4
* i965: Pass brw_compile pointer to brw_set_src[01].Kenneth Graunke2011-05-161-2/+3
* i965/fs: Add support for math instructions in 16-wide mode.Eric Anholt2011-04-261-0/+8
* i965: Move the destination reg setup for 8/16 wide to the emit code.Eric Anholt2011-04-261-1/+0
* i965/fs: Constant-fold immediates in src0 of SEL instructions.Eric Anholt2011-04-131-0/+1
* i965/fs: Constant-fold immediates in src0 of CMP instructions.Eric Anholt2011-04-131-0/+2
* i965: Rename brw_(IF|CONT)_gen6 functions to gen6_(IF|CONT).Kenneth Graunke2011-03-161-4/+4
* i965: explicit tell header present for fb write on sandybridgeZhenyu Wang2010-12-221-1/+2
* i965: Add support for the instruction compression bits on gen6.Eric Anholt2010-12-061-0/+3
* i965: Add support for gen6 CONTINUE instruction emit.Eric Anholt2010-12-011-0/+2
* i965: Add support for gen6 BREAK ISA emit.Eric Anholt2010-12-011-0/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-26 06:28:13 +0000