index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
mesa
/
drivers
/
dri
/
i965
/
brw_disasm.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
i965: Abstract BRW_REGISTER_TYPE_* into an enum with unique values.
Kenneth Graunke
2013-12-20
1
-8
/
+8
*
i965: Decode three-source register types directly.
Kenneth Graunke
2013-12-20
1
-25
/
+14
*
i965: Disassemble UV types, not UB types.
Kenneth Graunke
2013-12-20
1
-2
/
+2
*
i965: Don't use GL types in files shared with intel-gpu-tools.
Kenneth Graunke
2013-12-05
1
-41
/
+41
*
i965: Externalize conditional_modifier for use in dump_instruction().
Matt Turner
2013-12-04
1
-1
/
+1
*
i965: Externalize reg_encoding for use in dump_instruction().
Matt Turner
2013-12-04
1
-1
/
+1
*
i965: Fix disassembled names of BFI1 and BFI2 instructions.
Matt Turner
2013-11-20
1
-2
/
+2
*
i965: Generate code for ir_binop_carry and ir_binop_borrow.
Matt Turner
2013-10-07
1
-0
/
+2
*
i965: Add support for emitting and disassembling bit instructions.
Matt Turner
2013-05-06
1
-0
/
+7
*
i965: Print the correct dst and shared-src types for 3-src instructions.
Matt Turner
2013-05-06
1
-4
/
+22
*
i965: Remove traces of nonexistent TAN math function.
Matt Turner
2013-04-24
1
-1
/
+1
*
i965: Add support for emitting the LRP instruction.
Kenneth Graunke
2013-02-28
1
-0
/
+1
*
i965: Add opcodes for F32TO16 and F16TO32
Chad Versace
2013-01-24
1
-0
/
+2
*
i965/disasm: Fix horizontal stride of dest registers
Chad Versace
2013-01-24
1
-3
/
+6
*
i965: Fix disassembly of jump targets on Gen7.
Kenneth Graunke
2012-12-12
1
-4
/
+9
*
i965: Print the flag reg updated by conditional modifiers.
Eric Anholt
2012-12-11
1
-1
/
+15
*
i965: Add the new flag_reg_nr instruction field from IVB.
Eric Anholt
2012-12-11
1
-1
/
+1
*
i965: Correct the name and usage of the flag subregister number field.
Eric Anholt
2012-12-11
1
-2
/
+2
*
i965/vs: Add a little bit of IR-level debug ability.
Eric Anholt
2012-10-17
1
-5
/
+2
*
i965: Mark brw_disasm.c tables as static const.
Eric Anholt
2012-09-27
1
-56
/
+44
*
i965: Add disasm for gen6+ UIP/JIP on BREAK/CONT/HALT.
Eric Anholt
2012-03-16
1
-0
/
+4
*
i965: Add support for the MAD opcode on gen6+.
Eric Anholt
2012-02-10
1
-18
/
+205
*
i965: Fix disassembly of data port writes on Ivybridge.
Kenneth Graunke
2012-01-18
1
-1
/
+12
*
i965: Fix disassembly of sampler messages on Ivybridge.
Kenneth Graunke
2012-01-18
1
-1
/
+7
*
i965: Add sensible disasm for the JMPI instruction.
Eric Anholt
2012-01-06
1
-1
/
+3
*
i965: Disassemble Ivybridge Data Port/Data Cache messages.
Kenneth Graunke
2011-10-18
1
-0
/
+8
*
i965: Rename pixel_scoreboard_clear to last_render_target for clarity.
Kenneth Graunke
2011-10-18
1
-1
/
+1
*
i965: Remove duplicate copies of mlen & rlen from instruction decode.
Kenneth Graunke
2011-10-18
1
-13
/
+4
*
i965: Rename BRW_MESSAGE_TARGET_* to BRW_SFID_* and document them.
Kenneth Graunke
2011-10-18
1
-24
/
+25
*
i965: Fix disassembly for intdiv/intmod math functions.
Kenneth Graunke
2011-09-07
1
-2
/
+2
*
i965: Add gen6 disassembly for DP render cache messages.
Eric Anholt
2011-08-16
1
-3
/
+46
*
i965: Rename dp_render_target struct to gen6_dp.
Kenneth Graunke
2011-05-13
1
-12
/
+12
*
i965: Correct the dp_read message descriptor setup on g4x.
Eric Anholt
2010-12-23
1
-1
/
+1
*
i965: Dump the WHILE jump distance on gen6.
Eric Anholt
2010-12-01
1
-1
/
+2
*
i965: Add disasm for the flag register.
Eric Anholt
2010-10-26
1
-0
/
+3
*
i965: Use SENDC on the first render target write on gen6.
Eric Anholt
2010-10-26
1
-3
/
+7
*
i965: Add some clarification of the WECtrl field.
Eric Anholt
2010-10-06
1
-2
/
+2
*
i965: Fix up IF/ELSE/ENDIF for gen6.
Eric Anholt
2010-10-06
1
-0
/
+5
*
i965: In disasm, gen6 fb writes don't put msg reg # in destreg_conditionalmod.
Eric Anholt
2010-10-04
1
-1
/
+1
*
i965: disasm quarter and write enable instruction control on sandybridge
Zhenyu Wang
2010-09-28
1
-9
/
+61
*
i965: Add disasm for gen5 sampler messages.
Eric Anholt
2010-08-28
1
-6
/
+19
*
i965: Add AccWrCtl support on Sandybridge.
Zhenyu Wang
2010-08-20
1
-0
/
+7
*
i965: Mention the mlen and rlen for URB reads.
Zhenyu Wang
2010-08-20
1
-0
/
+5
*
i965: Adjust disasm of subreg numbers to be in units of the register type.
Zhenyu Wang
2010-08-20
1
-6
/
+20
*
i965: Add disasm for Compr4 instruction compression.
Eric Anholt
2010-08-16
1
-1
/
+16
*
i965: Fix the disasm output for da16 src widths.
Eric Anholt
2010-07-22
1
-1
/
+1
*
i965: Add disasm for dataport reads (register unspilling).
Eric Anholt
2010-07-21
1
-1
/
+22
*
i965: Add disasm for SEND mlen/rlen on Sandybridge.
Eric Anholt
2010-07-08
1
-1
/
+1
*
i965: Fix disasm of a SEND's mlen and rlen on Ironlake.
Eric Anholt
2010-07-08
1
-4
/
+11
*
i965: Add decode for Sandybridge DP write messages.
Zhenyu Wang
2010-07-08
1
-9
/
+21
[next]