index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
mesa
/
drivers
/
dri
/
i965
/
brw_disasm.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
i965: Disassemble Ivybridge Data Port/Data Cache messages.
Kenneth Graunke
2011-10-18
1
-0
/
+8
*
i965: Rename pixel_scoreboard_clear to last_render_target for clarity.
Kenneth Graunke
2011-10-18
1
-1
/
+1
*
i965: Remove duplicate copies of mlen & rlen from instruction decode.
Kenneth Graunke
2011-10-18
1
-13
/
+4
*
i965: Rename BRW_MESSAGE_TARGET_* to BRW_SFID_* and document them.
Kenneth Graunke
2011-10-18
1
-24
/
+25
*
i965: Fix disassembly for intdiv/intmod math functions.
Kenneth Graunke
2011-09-07
1
-2
/
+2
*
i965: Add gen6 disassembly for DP render cache messages.
Eric Anholt
2011-08-16
1
-3
/
+46
*
i965: Rename dp_render_target struct to gen6_dp.
Kenneth Graunke
2011-05-13
1
-12
/
+12
*
i965: Correct the dp_read message descriptor setup on g4x.
Eric Anholt
2010-12-23
1
-1
/
+1
*
i965: Dump the WHILE jump distance on gen6.
Eric Anholt
2010-12-01
1
-1
/
+2
*
i965: Add disasm for the flag register.
Eric Anholt
2010-10-26
1
-0
/
+3
*
i965: Use SENDC on the first render target write on gen6.
Eric Anholt
2010-10-26
1
-3
/
+7
*
i965: Add some clarification of the WECtrl field.
Eric Anholt
2010-10-06
1
-2
/
+2
*
i965: Fix up IF/ELSE/ENDIF for gen6.
Eric Anholt
2010-10-06
1
-0
/
+5
*
i965: In disasm, gen6 fb writes don't put msg reg # in destreg_conditionalmod.
Eric Anholt
2010-10-04
1
-1
/
+1
*
i965: disasm quarter and write enable instruction control on sandybridge
Zhenyu Wang
2010-09-28
1
-9
/
+61
*
i965: Add disasm for gen5 sampler messages.
Eric Anholt
2010-08-28
1
-6
/
+19
*
i965: Add AccWrCtl support on Sandybridge.
Zhenyu Wang
2010-08-20
1
-0
/
+7
*
i965: Mention the mlen and rlen for URB reads.
Zhenyu Wang
2010-08-20
1
-0
/
+5
*
i965: Adjust disasm of subreg numbers to be in units of the register type.
Zhenyu Wang
2010-08-20
1
-6
/
+20
*
i965: Add disasm for Compr4 instruction compression.
Eric Anholt
2010-08-16
1
-1
/
+16
*
i965: Fix the disasm output for da16 src widths.
Eric Anholt
2010-07-22
1
-1
/
+1
*
i965: Add disasm for dataport reads (register unspilling).
Eric Anholt
2010-07-21
1
-1
/
+22
*
i965: Add disasm for SEND mlen/rlen on Sandybridge.
Eric Anholt
2010-07-08
1
-1
/
+1
*
i965: Fix disasm of a SEND's mlen and rlen on Ironlake.
Eric Anholt
2010-07-08
1
-4
/
+11
*
i965: Add decode for Sandybridge DP write messages.
Zhenyu Wang
2010-07-08
1
-9
/
+21
*
i965: Parse the ff_sync URB send opcode on Ironlake disasm.
Eric Anholt
2010-05-14
1
-1
/
+15
*
i965: Dump out the correct shared function for SEND on Ironlake.
Eric Anholt
2010-05-14
1
-3
/
+11
*
i965: Add disasm for SNB MATH opcode.
Eric Anholt
2010-03-22
1
-1
/
+6
*
i965: Use the PLN instruction when possible in interpolation.
Eric Anholt
2010-03-10
1
-0
/
+1
*
i965: Print the offset for IFF in disasm
Eric Anholt
2010-03-10
1
-1
/
+1
*
i965: Print the offsets for WHILE and BREAK in disasm.
Eric Anholt
2010-03-09
1
-2
/
+2
*
Merge branch 'mesa_7_7_branch'
Brian Paul
2009-12-31
1
-0
/
+1
|
\
|
*
i965: Add missing va_end.
Vinson Lee
2009-12-24
1
-0
/
+1
*
|
i965: Fix setup of immediate types for gen4 disasm.
Eric Anholt
2009-12-26
1
-1
/
+1
|
/
*
i965: Print out ELSE and ENDIF src1 arguments like IF does.
Eric Anholt
2009-08-04
1
-2
/
+2
*
i965: Hook up the disassembler for INTEL_DEBUG={wm,vs}.
Eric Anholt
2009-08-04
1
-5
/
+7
*
i965: Initial import of disasm code from intel-gen4asm.
Eric Anholt
2009-08-04
1
-0
/
+901