index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
mesa
/
drivers
/
dri
/
i965
/
brw_defines.h
Commit message (
Expand
)
Author
Age
Files
Lines
*
i965/msaa: Add defines for Gen7.
Paul Berry
2012-05-25
1
-0
/
+5
*
i965/blorp: Implement proper texel fetch messages for Gen7.
Paul Berry
2012-05-25
1
-0
/
+1
*
i965: add flag to enable cut_index
Jordan Justen
2012-05-23
1
-0
/
+2
*
i965/gen6+: Add support for fast depth clears.
Eric Anholt
2012-05-23
1
-1
/
+3
*
i965/gen6: Initial implementation of MSAA.
Paul Berry
2012-05-15
1
-0
/
+7
*
i965: Set "Shader Channel Select" fields in Haswell's SURFACE_STATE.
Kenneth Graunke
2012-03-30
1
-0
/
+8
*
i965: Fill in Sample Mask in Haswell's 3DSTATE_PS.
Kenneth Graunke
2012-03-30
1
-0
/
+2
*
i965: Set "Stencil Buffer Enable" bit on Haswell.
Kenneth Graunke
2012-03-30
1
-0
/
+1
*
i965: Set Line Stipple enable bit in 3DSTATE_SF for Haswell.
Kenneth Graunke
2012-03-30
1
-0
/
+2
*
i965: Update max VS/PS threads shift offsets for Haswell.
Kenneth Graunke
2012-03-30
1
-1
/
+3
*
i965: Add support for the MAD opcode on gen6+.
Eric Anholt
2012-02-10
1
-0
/
+1
*
i965: fix inverted point sprite origin when rendering to FBO
Yuanhan Liu
2012-01-28
1
-0
/
+1
*
i965: Fix misnamed GEN7_WM_DEPTH_RESOLVE
Chad Versace
2012-01-10
1
-1
/
+1
*
i965/gen7: Add register definitions for GL_EXT_transform_feedback.
Eric Anholt
2011-12-23
1
-2
/
+71
*
i965 gen6: Initial implementation of transform feedback.
Paul Berry
2011-12-20
1
-0
/
+6
*
i965: Add missing SIMD4x2 sample_l_c message #defines.
Kenneth Graunke
2011-12-19
1
-0
/
+1
*
i965: Rename texturing ops from FS_OPCODE to SHADER_OPCODE, except TXB.
Kenneth Graunke
2011-12-18
1
-6
/
+8
*
i965 gen6: Implement pass-through GS for transform feedback.
Paul Berry
2011-12-07
1
-0
/
+3
*
i965: Clean up misleading defines for DWORD 2 of URB_WRITE header.
Paul Berry
2011-12-07
1
-4
/
+4
*
i965/gen6: Set vertical alignment in SURFACE_STATE batch
Chad Versace
2011-11-22
1
-4
/
+5
*
i965/gen6+: Rename GEN6_CLIP_BARYCENTRIC_ENABLE.
Paul Berry
2011-10-27
1
-1
/
+1
*
i965/gen6+: Parameterize barycentric interpolation modes.
Paul Berry
2011-10-27
1
-6
/
+12
*
i965: Add more #defines for Gen6+ 3DSTATE_GS fields.
Kenneth Graunke
2011-10-25
1
-0
/
+8
*
i965: setup address rounding enable bits
Yuanhan Liu
2011-10-19
1
-0
/
+7
*
i965: Rename BRW_MESSAGE_TARGET_* to BRW_SFID_* and document them.
Kenneth Graunke
2011-10-18
1
-12
/
+26
*
i965: Use Ivybridge's "Legacy Data Port" for reads/writes.
Kenneth Graunke
2011-10-18
1
-0
/
+5
*
i965: Replace incorrect use of GLboolean with enum brw_compression.
Kenneth Graunke
2011-10-11
1
-3
/
+5
*
i965/fs: Implement integer quotient and remainder math operations.
Kenneth Graunke
2011-10-02
1
-0
/
+2
*
i965: Fix incorrect maximum PS thread count shift on Ivybridge.
Kenneth Graunke
2011-09-26
1
-1
/
+1
*
i965/fs: Implement texelFetch() on Ironlake and Sandybridge.
Kenneth Graunke
2011-09-19
1
-0
/
+2
*
i965/vs: Add support for pull constant loads for uniform arrays.
Eric Anholt
2011-08-30
1
-0
/
+1
*
i965: Implement textureSize (TXS) on Gen4.
Kenneth Graunke
2011-08-23
1
-1
/
+0
*
i965/fs: Implement textureSize (TXS) on Gen5+.
Kenneth Graunke
2011-08-23
1
-0
/
+2
*
i965/vs: Move virtual GRFs with array accesses to them to scratch space.
Eric Anholt
2011-08-16
1
-0
/
+2
*
i965: Start adding the VS visitor and codegen.
Eric Anholt
2011-08-16
1
-0
/
+2
*
i965: Rename math FS_OPCODE_* to SHADER_OPCODE_*.
Eric Anholt
2011-08-16
1
-8
/
+8
*
i965: Create a shared enum for hardware and compiler-internal opcodes.
Eric Anholt
2011-08-16
1
-52
/
+82
*
i965: Rename CMD_VF_STATISTICS_(965|GM45) to include "3DSTATE".
Kenneth Graunke
2011-07-18
1
-2
/
+2
*
i965: Rename CMD_VERTEX_(BUFFER|ELEMENT) to 3DSTATE_VERTEX_...S.
Kenneth Graunke
2011-07-18
1
-2
/
+2
*
i965: Convert system instruction pointer to OUT_BATCH style.
Kenneth Graunke
2011-07-07
1
-1
/
+1
*
i965: Switch brw_state_dump to using bitshifting for surface state.
Eric Anholt
2011-05-31
1
-0
/
+4
*
i965: Replace struct with bit shifting for WM pull constant surfaces.
Eric Anholt
2011-05-31
1
-0
/
+1
*
i965: Replace struct with bit shifting for WM render target surfaces.
Eric Anholt
2011-05-31
1
-0
/
+5
*
i965: Add defines for surface state setup using bitfield shifting.
Eric Anholt
2011-05-31
1
-1
/
+33
*
i965: Set Address Modify Enable in VERTEX_BUFFER on Ivybridge.
Kenneth Graunke
2011-05-17
1
-0
/
+1
*
i965: Emit 3DPRIMITIVE Ivybridge-style.
Kenneth Graunke
2011-05-17
1
-0
/
+3
*
i965: Add depth buffer support on Ivybridge.
Kenneth Graunke
2011-05-17
1
-2
/
+7
*
i965: Upload sampler state pointers on Ivybridge.
Kenneth Graunke
2011-05-17
1
-0
/
+4
*
i965: Disable binding table pointers for unused pipeline stages.
Kenneth Graunke
2011-05-17
1
-0
/
+2
*
i965: Upload binding table pointers on Ivybridge.
Kenneth Graunke
2011-05-17
1
-0
/
+4
[next]