summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/brw_context.h
Commit message (Expand)AuthorAgeFilesLines
* i965: Add uses_kill to brw_wm_prog_dataJordan Justen2014-09-051-0/+1
* Revert 5 i965 patches: 8e27a4d2, 373143ed, c5bdf9be, 6f56e142, 88e3d404Jordan Justen2014-09-041-65/+3
* i965: Move curb_read_length/total_scratch to brw_stage_prog_data.Kenneth Graunke2014-09-031-4/+3
* mesa: Convert NewDriverState to 64-bitsJordan Justen2014-09-011-1/+13
* i965: Modify state upload to allow 2 different sets of state atoms.Paul Berry2014-09-011-2/+2
* i965: Modify dirty bit handling to support 2 pipelines.Paul Berry2014-09-011-5/+31
* i965: Create a macro for checking a dirty bit.Paul Berry2014-09-011-0/+6
* i965: Create a macro for setting all dirty bits.Paul Berry2014-09-011-0/+11
* i965: Create a macro for setting a dirty bit.Paul Berry2014-09-011-0/+7
* i965: Split gen6 depth hiz state out from brwJordan Justen2014-08-151-0/+10
* i965: Implement fast color clears using meta operationsKristian Høgsberg2014-08-151-0/+15
* i965: Add optimization pass to let us use the replicate data messageKristian Høgsberg2014-08-151-0/+1
* i965: Provide a context flag to let us enable fast clearKristian Høgsberg2014-08-151-0/+1
* i965: Add a mechanism for sending native primitives into the driverKristian Høgsberg2014-08-151-1/+1
* i965: Add context flag to disable the viewport transformKristian Høgsberg2014-08-151-0/+1
* i965: Add an option to not generate the SIMD8 fragment shaderKristian Høgsberg2014-08-151-0/+2
* i965: Rename intelValidateState to intel_update_stateKristian Høgsberg2014-08-141-2/+0
* i965: Store uniform constant values in a gl_constant_value instead of floatNeil Roberts2014-08-141-2/+3
* i965: Delete gen7_upload_sampler_state_table and vtable mechanism.Kenneth Graunke2014-08-021-5/+0
* i965: Stop storing sdc_offset in brw_stage_state.Kenneth Graunke2014-08-021-3/+0
* i965/gen6+: Merge VS/GS and WM push constant buffer upload paths.Eric Anholt2014-07-021-5/+5
* i965: Move dispatch_grf_start_reg and first_curbe_grf into stage_prog_data.Eric Anholt2014-07-021-8/+7
* i965: Remove a dead define.Eric Anholt2014-07-021-2/+0
* i965: Reuse libdrm's header for AUB definitions.Eric Anholt2014-07-021-67/+3
* i965: Fix stale comments about the state cache.Eric Anholt2014-07-021-1/+8
* i965: Drop the memcmp for finding duplicated CURBE uploads.Eric Anholt2014-07-021-14/+0
* i965: Reuse intel_upload.c for gen4/5 constant buffers.Eric Anholt2014-07-021-2/+4
* i965: Add is_cherryview flag to brw_context.Matt Turner2014-06-261-0/+1
* i965: Replace 'struct brw_instruction' with 'brw_inst'.Matt Turner2014-06-261-2/+2
* i965: Pass brw rather than gen to brw_disassemble_inst().Matt Turner2014-06-261-2/+2
* i965: Save meta stencil blit programs in the context.Kenneth Graunke2014-06-211-0/+3
* i965: Rename brw_disasm/gen8_disassemble to brw/gen8_disassemble_inst.Kenneth Graunke2014-05-181-1/+2
* i965/disasm: Disassemble the compaction control bit.Matt Turner2014-05-151-1/+1
* i965/meta: Stencil blit for miptree updownsamplingTopi Pohjolainen2014-05-151-0/+4
* i965/meta: Stencil blitsTopi Pohjolainen2014-05-151-0/+6
* i965: Extend brw_get_rb_for_first_slice() for specified level/layerTopi Pohjolainen2014-05-151-0/+4
* i965/gen7+: Move sampler state packets to the stage sampler state table update.Eric Anholt2014-05-021-0/+1
* i965: Simplify sampler setup by passing the stage state.Eric Anholt2014-05-021-3/+1
* i965: Actually emit PIPELINE_SELECT and 3DSTATE_VF_STATISTICS.Kenneth Graunke2014-05-011-5/+0
* i965: Track the number of samples in the drawbuffer.Eric Anholt2014-04-301-0/+8
* i965: Stop setting up a 1:1 "attrib" member in our vertex inputs.Eric Anholt2014-04-111-2/+0
* i965/gen7: Skip repeated NULL depth/stencil state emits.Eric Anholt2014-04-111-0/+3
* mesa: Move is_power_of_two() function from brw_context.h to macros.h.Kenneth Graunke2014-04-081-6/+0
* i965: Use intel_upload_space() for pull constant uploads.Eric Anholt2014-03-261-3/+0
* i965: Massively simplify the intel_upload implementation.Eric Anholt2014-03-261-4/+1
* i965/gen8: Change the winsys MSAA blits from blorp to meta.Eric Anholt2014-03-241-0/+6
* i965: Drop some more dead code from the old CACHED_BATCH feature.Eric Anholt2014-03-181-9/+0
* i965: Allocate register sets at screen creation, not context creation.Kenneth Graunke2014-03-181-44/+2
* i965: Fix register types in dump_instructions(), again.Kenneth Graunke2014-03-141-1/+0
* i965: Drop broken front_buffer_reading/drawing optimization.Eric Anholt2014-03-111-17/+0
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-25 04:15:53 +0000