index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
mesa
/
drivers
/
dri
/
i965
/
brw_compiler.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
i965: Rewrite FS input handling to use the new NIR intrinsics.
Kenneth Graunke
2016-07-20
1
-0
/
+1
*
i965/compiler: Bring back the INTEL_PRECISE_TRIG environment variable
Jason Ekstrand
2016-06-13
1
-0
/
+2
*
i965: Integrate precise trig into configuration infrastructure
Gurchetan Singh
2016-06-07
1
-2
/
+0
*
i965: Enable cross-thread constants and compact local IDs for hsw+
Jordan Justen
2016-06-01
1
-2
/
+1
*
nir: Make lowering gl_LocalInvocationIndex optional
Jordan Justen
2016-06-01
1
-1
/
+2
*
i965: Move compiler debug functions to intel_screen.c
Jason Ekstrand
2016-05-26
1
-42
/
+0
*
glsl: Add an option to clamp block indices when lowering UBO/SSBOs
Jason Ekstrand
2016-05-23
1
-0
/
+1
*
mesa/main: Add support for GL_ARB_cull_distance (v2)
Tobias Klausmann
2016-05-14
1
-1
/
+1
*
i965: Enable scalar GS by default.
Kenneth Graunke
2016-05-12
1
-1
/
+1
*
i965: Stop splitting fma() prior to optimization
Jason Ekstrand
2016-05-11
1
-5
/
+0
*
i965: use double lowering pass
Connor Abbott
2016-05-10
1
-0
/
+1
*
i965: enable lrp lowering for doubles
Samuel Iglesias Gonsálvez
2016-05-10
1
-0
/
+1
*
Revert "Revert "i965: Switch to scalar TCS by default.""
Kenneth Graunke
2016-05-09
1
-1
/
+1
*
Revert "i965: Switch to scalar TCS by default."
Kenneth Graunke
2016-05-05
1
-1
/
+1
*
i965: Switch to scalar TCS by default.
Kenneth Graunke
2016-05-05
1
-1
/
+1
*
nir: Separate 32 and 64-bit fmod lowering
Samuel Iglesias Gonsálvez
2016-05-04
1
-1
/
+1
*
i965: Write a scalar TCS backend that runs in SINGLE_PATCH mode.
Kenneth Graunke
2016-05-03
1
-1
/
+3
*
nir: rename lower_flrp to lower_flrp32
Samuel Iglesias Gonsálvez
2016-04-28
1
-1
/
+1
*
nir/lower_system_values: Add support for several computed values
Jason Ekstrand
2016-04-11
1
-1
/
+2
*
i965: Add an INTEL_PRECISE_TRIG=1 option to fix SIN/COS output range.
Kenneth Graunke
2016-04-04
1
-0
/
+2
*
i965: Have NIR lower flrp on pre-GEN6 vec4 backend
Ian Romanick
2016-03-22
1
-2
/
+26
*
mesa: Remove EmitCondCodes.
Matt Turner
2016-03-01
1
-1
/
+0
*
i965/gen7+: Use NIR for lowering of pack/unpack opcodes.
Matt Turner
2016-02-01
1
-0
/
+15
*
i965/fs: Switch from GLSL IR to NIR for un/packHalf2x16 scalarizing.
Matt Turner
2016-02-01
1
-0
/
+2
*
i965: Make separate nir_options for scalar/vector stages.
Matt Turner
2016-02-01
1
-28
/
+33
*
i965: Move brw_compiler_create() to new brw_compiler.c.
Matt Turner
2016-02-01
1
-0
/
+157