aboutsummaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i915/intel_context.h
Commit message (Collapse)AuthorAgeFilesLines
* intel: Remove unused INTEL_MAX_FIXUP macro.Kenneth Graunke2013-06-281-2/+0
| | | | | | v2: Remove it from i915, too (change by anholt) Acked-by: Eric Anholt <[email protected]>
* i915: Remove a duplicated set of PCI IDs.Eric Anholt2013-06-281-14/+0
| | | | Reviewed-by: Kenneth Graunke <[email protected]>
* i915: Remove various remaining dead code.Eric Anholt2013-06-281-4/+0
| | | | Reviewed-by: Kenneth Graunke <[email protected]>
* i915: Remove dead debug flags.Eric Anholt2013-06-281-10/+0
| | | | Reviewed-by: Kenneth Graunke <[email protected]>
* i915: Remove state batch emit support.Eric Anholt2013-06-281-2/+0
| | | | Reviewed-by: Kenneth Graunke <[email protected]>
* i915: Remove gen6+ batchbuffer support.Eric Anholt2013-06-281-4/+0
| | | | | | | | While i915 does have hardware contexts in hardware, we don't expect there to ever be SW support for it (given that support hasn't even made it back to gen5 or gen4). Reviewed-by: Kenneth Graunke <[email protected]>
* i915: Drop context fields specific to 965+ chipsets.Eric Anholt2013-06-281-29/+0
| | | | Reviewed-by: Kenneth Graunke <[email protected]>
* i915: Remove the remainder of the batchbuffer caching.Eric Anholt2013-06-281-2/+0
| | | | Reviewed-by: Kenneth Graunke <[email protected]>
* i915: Remove miscellanous uncalled gen4 code from formerly shared files.Eric Anholt2013-06-281-8/+0
| | | | Reviewed-by: Kenneth Graunke <[email protected]>
* i915: Remove most of the code under gen >= 4 checks.Eric Anholt2013-06-281-2/+0
| | | | Reviewed-by: Kenneth Graunke <[email protected]>
* i915: Remove separate stencil code.Eric Anholt2013-06-281-2/+0
| | | | | | This was formerly-shared code for supporting gen5+. Reviewed-by: Kenneth Graunke <[email protected]>
* i915: Remove all the MSAA support code.Eric Anholt2013-06-281-4/+0
| | | | | | This hardware doesn't have MSAA support, so this code is all a waste for it. Reviewed-by: Kenneth Graunke <[email protected]>
* i915: Remove all the HiZ code from i915.Eric Anholt2013-06-281-20/+0
| | | | | | v2: Remove extra struct forward declaration (change by Ken) Reviewed-by: Kenneth Graunke <[email protected]>
* i915: Fork the shared code from i965.Eric Anholt2013-06-261-0/+643
| | | | | | | | | | | | | Of this 15000 lines of code in intel/, we've identified 4000 lines that are trivially unnecessary for i915, and another 1000 that are pointless for i965, and expect to find more as time goes on. Split the i915 driver off, so that we can continue active development on i965 without worrying about breaking i915. Acked-by: Kenneth Graunke <[email protected]> Acked-by: Chad Versace <[email protected]> Acked-by: Adam Jackson <[email protected]> (and I hear second hand that idr is OK with it, too)
* Merge {i915,i965}/intel_context.h as intel/intel_context.hKristian Høgsberg2008-02-221-453/+0
|
* Use drm_i915_sarea instead of drmI830Sarea and remove i830_common.hAlan Hourihane2008-02-221-2/+1
|
* [intel] Fix 965 rendering with non-TTM by merging intel_ioctl between 915/965.Eric Anholt2008-02-131-0/+2
| | | | | | The 965 path wasn't setting pClipRects for batch submission since it didn't want kernel cliprect handling before. The 915 path also grew the INTEL_NO_HW=1 option for testing just driver overhead.
* [i915] Fix driver from cliprects changes, and clean up state emission.Eric Anholt2008-01-171-2/+1
| | | | | | | | | | The fix for pageflipping with cliprects ended up causing a batch flush at an inopportune time, which is fixed by moving it up. Additionally, the recovery code for handling batch wraps at bad times is replaced by just checking for the space up front, and using a no_batch_wrap assert like on 965 to make sure that we weren't wrong about how much space that was.
* [intel] Rename lost_hardware vtbl entry to new_batch.Eric Anholt2008-01-091-1/+1
| | | | | | | Both drivers have ended up relying on lost_hardware being called after each batch buffer, so update the name. This removes one of the calls on 965 whic h was outside of the batchbuffer handling code and just duplicating what had already happened through batchbuffer handling.
* i915: apply commit a0a5e8cfc04c14873441b50f7d594ef11806b9a8 from 965.Xiang, Haihao2007-12-251-0/+1
| | | | fix #11925
* [i915] Move meta_draw_quad into the vtbl with other meta operations.Eric Anholt2007-12-201-0/+8
|
* [intel] Move bufmgr back to context instead of screen, fixing glthreads.Eric Anholt2007-12-121-0/+16
| | | | | | | | Putting the bufmgr in the screen is not thread-safe since the emit_reloc changes. It also led to a significant performance hit from pthread usage for the attempted thread-safety (up to 12% of a cpu spent on refcounting protection in single-threaded 965). The motivation had been to allow multi-context bufmgr sharing in classic mode, but it wasn't worth the cost.
* [965] Convert the driver to dri_bufmgr interface and enable TTM.Eric Anholt2007-12-071-0/+1
| | | | | | | | | | | | | This is currently believed to work but be a significant performance loss. Performance recovery should be soon to follow. The dri_bo_fake_disable_backing_store() call was added to allow backing store disable like bufmgr_fake.c did, which is a significant performance win (though it's missing the no-fence-subdata part). This commit is a squash merge of the 965-ttm branch, which had some history I wanted to avoid pulling due to noisiness and brokenness at many points for git-bisecting.
* i915: Catch cases where not all state is emitted for a new batchbuffer.Keith Whitwell2007-11-261-0/+1
| | | | This could lead to incorrect rendering or even lockups.
* [intel] Move additional code to be shared from intel_context.h to intel/.Eric Anholt2007-11-161-59/+1
|
* [i915] Add INTEL_DEBUG=sync debug flag to wait for fences after making them.Eric Anholt2007-11-161-0/+1
|
* [i915] Remove old frontbuffer rotation hack.Eric Anholt2007-11-091-17/+3
| | | | | | This was replaced in previous releases of xserver/dri/libGL by reporting the damage to the frontbuffer so that the server and driver could handle it appropriately.
* [965] Replace various alignment code with a shared ALIGN() macro.Eric Anholt2007-10-041-0/+2
| | | | | | | | In the process, fix some alignment issues: - Scratch space allocation was aligned into units of 1KB, while the allocation wanted units of bytes, so we never allocated enough space for scratch. - GRF register count was programmed as ALIGN(val - 1, 16) / 16 instead of ALIGN(val, 16) / 16 - 1, which overcounted for val != 16n+1.
* Replace duplicated intel_reg.h with a shared header.Eric Anholt2007-10-041-3/+0
|
* Move i915tex driver into place as just i915.Eric Anholt2007-09-241-0/+498
|
* Remove the old i915 driver now that i915tex works without TTM.Eric Anholt2007-09-241-564/+0
|
* fix fallback crashes when driver can't handle frag prog for i915 driver too ↵Roland Scheidegger2007-07-291-0/+1
| | | | (untested)
* Add PCI IDs for the G33, Q33, and Q35 chipsets.Wang Zhenyu2007-06-051-0/+3
|
* i915: Add support for 945GME chipWang Zhenyu2007-05-311-0/+1
|
* Replace initInitState() with _mesa_init_driver_state().Brian2007-05-221-1/+0
|
* i915: Fix wait for scheduled swap on secondary display.Michel Dänzer2006-09-291-0/+5
|
* i915: Attempt to schedule buffer swap on target vertical blank when possible.Michel Dänzer2006-09-281-0/+9
| | | | | | | | | | | This has some advantages over the traditional way of first waiting for the target vertical blank and then emitting the buffer swap, e.g. * glXSwapBuffers returns immediately, only the next time the driver needs the hardware lock will it block until the target vertical blank. This should allow applications that don't intermix rendering and other processing to start processing for the next frame right away. * It's less likely to produce tearing.
* Fix writemasks on texture arb fp instructions.Alan Hourihane2006-08-181-1/+0
| | | | Cleanup invarient state emission.
* Fix some warnings on x86_64Alan Hourihane2006-04-071-1/+1
|
* add vblank support to i915 driverDave Airlie2006-02-061-0/+16
|
* Add Intel 945GM supportAlan Hourihane2006-01-231-4/+18
| | | | | Add rotation support (Tungsten Graphics)
* SetBuffer, renderbuffer changesBrian Paul2005-09-031-2/+0
|
* Add Intel(R) 945G support (Keith Whitwell, Tungsten Graphics)Alan Hourihane2005-05-311-0/+1
|
* Add Intel i915GM support, and these extensions.Alan Hourihane2005-01-061-0/+59
| | | | | | | | | | | | | | | * GL_ARB_texture_cube_map * GL_EXT_blend_equation_separate * GL_ATI_blend_equation_separate * GL_ARB_point_parameters * GL_NV_blend_square * GL_EXT_cull_vertex * GL_ARB_depth_texture * GL_SGIX_depth_texture * GL_ARB_shadow * GL_EXT_shadow_funcs * GL_3DFX_texture_compression_FXT1 (Keith Whitwell, Tungsten Graphics)
* uint*t -> u_int*t changesAlan Hourihane2004-12-141-1/+1
|
* Add Roland Scheidegger's S3TC patch. This patch does not implement theEric Anholt2004-10-071-0/+5
| | | | | | | | | | | | | | | | | (patented) S3TC/DXTC algorithms, but adds an option to dlopen a library module providing functions to do so. Because it uses dlopen, it is only enabled if USE_EXTERNAL_DXTN_LIB=1 is defined (which is only in linux-dri config, so far). It adds support for S3TC to several DRI drivers, and adds a DRI config option to force enabling S3TC even if the software compression/decompression is unavailable. This may allow people to use apps that require S3TC even though they don't have a license to implement the patented material themselves, if those apps use precompressed textures. Ideally we would get permission from the current holder of the patents to implement the algorithm in Mesa, at which point the dlopen mess could go away. Until then, this allows some to run applications they couldn't otherwise, and hopefully will provide us with more push to get the final step of getting that permission done.
* bring over build fix from xorg treeDave Airlie2004-08-141-0/+4
|
* add missing license textsKeith Whitwell2004-06-181-1/+20
|
* New driver for i915 as well as older i830/i845/i865 chipsets.Keith Whitwell2004-06-101-0/+431