index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
intel
Commit message (
Expand
)
Author
Age
Files
Lines
*
anv/pipeline: Sort bindings by most used first
Jason Ekstrand
2019-04-19
1
-40
/
+95
*
anv: Add a #define for the max binding table size
Jason Ekstrand
2019-04-19
3
-4
/
+16
*
anv: Put image params in the descriptor set buffer on gen8 and earlier
Jason Ekstrand
2019-04-19
6
-124
/
+109
*
anv: Make all VkDeviceMemory BOs resident permanently
Jason Ekstrand
2019-04-19
4
-46
/
+48
*
anv: limit URB reconfigurations when using blorp
Lionel Landwerlin
2019-04-19
3
-3
/
+11
*
intel/devinfo: add basic sanity tests on device database
Lionel Landwerlin
2019-04-19
2
-0
/
+45
*
intel/devinfo: fix missing num_thread_per_eu on ICL
Lionel Landwerlin
2019-04-19
1
-6
/
+2
*
intel/fs: Account for live range lengths in spill costs
Jason Ekstrand
2019-04-18
1
-1
/
+13
*
anv: fix uninitialized pthread cond clock domain
Lionel Landwerlin
2019-04-18
1
-1
/
+1
*
anv: Drop some unneeded ANV_FROM_HANDLE for physical devices
Jason Ekstrand
2019-04-18
1
-6
/
+0
*
anv: Re-sort the GetPhysicalDeviceFeatures2 switch statement
Jason Ekstrand
2019-04-18
1
-17
/
+17
*
intel/fs: Generate better code for fsign multiplied by a value
Ian Romanick
2019-04-18
1
-0
/
+43
*
intel/fs: Add a scale factor to emit_fsign
Ian Romanick
2019-04-18
2
-12
/
+77
*
intel/fs: Refactor code generation for nir_op_fsign to its own function
Ian Romanick
2019-04-18
2
-65
/
+65
*
intel/fs: Eliminate dead code first
Ian Romanick
2019-04-18
1
-0
/
+8
*
nir: Add a nir_src_as_intrinsic() helper
Jason Ekstrand
2019-04-18
1
-11
/
+4
*
nir: Rework nir_src_as_alu_instr to not take a pointer
Jason Ekstrand
2019-04-18
1
-6
/
+4
*
anv: implement WaEnableStateCacheRedirectToCS
Lionel Landwerlin
2019-04-18
1
-0
/
+11
*
iris: implement WaEnableStateCacheRedirectToCS
Lionel Landwerlin
2019-04-18
1
-0
/
+5
*
anv/device: expose VK_KHR_shader_float16_int8 in gen8+
Iago Toral Quiroga
2019-04-18
2
-0
/
+10
*
anv/pipeline: support Float16 and Int8 SPIR-V capabilities in gen8+
Iago Toral Quiroga
2019-04-18
1
-0
/
+2
*
intel/compiler: validate region restrictions for mixed float mode
Iago Toral Quiroga
2019-04-18
2
-0
/
+880
*
intel/compiler: validate conversions between 64-bit and 8-bit types
Iago Toral Quiroga
2019-04-18
2
-0
/
+105
*
intel/compiler: validate region restrictions for half-float conversions
Iago Toral Quiroga
2019-04-18
2
-1
/
+270
*
intel/compiler: also set F execution type for mixed float mode in BDW
Iago Toral Quiroga
2019-04-18
1
-16
/
+20
*
intel/compiler: implement SIMD16 restrictions for mixed-float instructions
Iago Toral Quiroga
2019-04-18
1
-0
/
+72
*
intel/compiler: skip MAD algebraic optimization for half-float or mixed mode
Iago Toral Quiroga
2019-04-18
1
-0
/
+4
*
intel/compiler: remove inexact algebraic optimizations from the backend
Iago Toral Quiroga
2019-04-18
1
-38
/
+1
*
intel/compiler: fix cmod propagation for non 32-bit types
Iago Toral Quiroga
2019-04-18
1
-4
/
+9
*
intel/compiler: add a brw_reg_type_is_integer helper
Iago Toral Quiroga
2019-04-18
1
-0
/
+18
*
intel/compiler: implement is_zero, is_one, is_negative_one for 8-bit/16-bit
Iago Toral Quiroga
2019-04-18
1
-0
/
+26
*
intel/compiler: generalize the combine constants pass
Iago Toral Quiroga
2019-04-18
1
-22
/
+212
*
intel/eu: force stride of 2 on NULL register for Byte instructions
Iago Toral Quiroga
2019-04-18
1
-0
/
+11
*
intel/compiler: ask for an integer type if requesting an 8-bit type
Iago Toral Quiroga
2019-04-18
1
-2
/
+3
*
intel/compiler: rework conversion opcodes
Iago Toral Quiroga
2019-04-18
1
-19
/
+22
*
intel/compiler: activate 16-bit bit-size lowerings also for 8-bit
Iago Toral Quiroga
2019-04-18
1
-1
/
+1
*
intel/compiler: split is_partial_write() into two variants
Iago Toral Quiroga
2019-04-18
11
-30
/
+54
*
intel/compiler: workaround for SIMD8 half-float MAD in gen8
Iago Toral Quiroga
2019-04-18
1
-11
/
+28
*
intel/compiler: fix ddy for half-float in Broadwell
Iago Toral Quiroga
2019-04-18
1
-2
/
+15
*
intel/compiler: fix ddx and ddy for 16-bit float
Iago Toral Quiroga
2019-04-18
1
-19
/
+18
*
intel/compiler: set correct precision fields for 3-source float instructions
Iago Toral Quiroga
2019-04-18
1
-0
/
+16
*
intel/compiler: allow half-float on 3-source instructions since gen8
Iago Toral Quiroga
2019-04-18
1
-1
/
+2
*
intel/compiler: don't compact 3-src instructions with Src1Type or Src2Type bits
Iago Toral Quiroga
2019-04-18
1
-1
/
+4
*
intel/compiler: add new half-float register type for 3-src instructions
Iago Toral Quiroga
2019-04-18
1
-0
/
+4
*
intel/compiler: add instruction setters for Src1Type and Src2Type.
Iago Toral Quiroga
2019-04-18
1
-0
/
+2
*
intel/compiler: drop unnecessary temporary from 32-bit fsign implementation
Iago Toral Quiroga
2019-04-18
1
-3
/
+2
*
intel/compiler: implement 16-bit fsign
Iago Toral Quiroga
2019-04-18
1
-1
/
+16
*
intel/compiler: handle extended math restrictions for half-float
Iago Toral Quiroga
2019-04-18
3
-12
/
+34
*
intel/compiler: lower some 16-bit float operations to 32-bit
Iago Toral Quiroga
2019-04-18
1
-0
/
+5
*
intel/compiler: assert restrictions on conversions to half-float
Iago Toral Quiroga
2019-04-18
1
-2
/
+3
[next]