summaryrefslogtreecommitdiffstats
path: root/src/intel
Commit message (Expand)AuthorAgeFilesLines
* i965: Handle IVB DF differences in the validator.Matt Turner2017-04-141-0/+24
* i965/disasm: also print nibctrl in IVB for execsize=8Iago Toral Quiroga2017-04-141-3/+3
* anv/blorp: Properly handle VK_ATTACHMENT_UNUSEDJason Ekstrand2017-04-141-5/+22
* anv/cmd_buffer: Use the null surface state for ATTACHMENT_UNUSEDJason Ekstrand2017-04-141-2/+14
* anv/cmd_buffer: Always set up a null surface stateJason Ekstrand2017-04-141-31/+19
* anv/cmd_buffer: Flush the VF cache at the top of all primariesJason Ekstrand2017-04-141-0/+12
* anv/blorp: Flush the texture cache in UpdateBufferJason Ekstrand2017-04-141-0/+7
* anv: Limit VkDeviceMemory objects to 2GBJason Ekstrand2017-04-141-0/+20
* intel/blorp: Add a blorp_emit_dynamic macroJason Ekstrand2017-04-141-64/+50
* anv: Only define wsi_cbs when VK_USE_PLATFORM_WAYLAND_KHR definedMatt Turner2017-04-121-0/+2
* i965/fs: Take into account lower frequency of conditional blocks in spilling ...Francisco Jerez2017-04-111-5/+14
* anv: remove needless VALGRIND_MAKE_MEM_DEFINEDJuan A. Suarez Romero2017-04-111-1/+0
* intel/blorp: Use ISL for emitting depth/stencil/hizJason Ekstrand2017-04-101-86/+33
* intel/blorp: Emit 3DSTATE_STENCIL_BUFFER before HIER_DEPTHJason Ekstrand2017-04-101-12/+12
* anv: Use ISL for emitting depth/stencil/hizJason Ekstrand2017-04-103-181/+41
* intel/isl: Add support for emitting depth/stencil/hizJason Ekstrand2017-04-105-0/+401
* intel/isl: Use genx_bits.h instead of a hand-rolled tableJason Ekstrand2017-04-071-18/+13
* intel/genxml/bits: Emit per-container _length helpersJason Ekstrand2017-04-071-0/+34
* intel/genxml/bits: Emit per-field _start helpersJason Ekstrand2017-04-071-0/+8
* intel/genxml/bits: Pull the function emit code into a helper blockJason Ekstrand2017-04-071-26/+43
* intel/genxml/bits: Refactor to add a container classJason Ekstrand2017-04-071-20/+36
* anv: Use subpass dependencies for flushesJason Ekstrand2017-04-072-80/+18
* anv/pass: Record required pipe flushesJason Ekstrand2017-04-072-0/+90
* anv/pass: Use anv_multialloc for allocating the anv_passJason Ekstrand2017-04-072-63/+44
* anv/descriptor_set: Use anv_multialloc for descriptor set layoutsJason Ekstrand2017-04-071-11/+10
* anv: Add a helper for doing mass allocationsJason Ekstrand2017-04-071-0/+96
* anv: Add helpers for converting access flags to pipe bitsJason Ekstrand2017-04-072-45/+62
* anv/query: Use snooping on !LLC platformsJason Ekstrand2017-04-071-13/+11
* anv: provide anv_gem_busy() stub for the testsEmil Velikov2017-04-071-0/+6
* anv/blorp: sample input attachments with resolves on BDWSamuel Iglesias Gonsálvez2017-04-071-0/+11
* intel/aubinator: Stop searching after a custom handler is foundJordan Justen2017-04-061-1/+3
* intel/gen_decoder: return -1 for unknown command formatsJordan Justen2017-04-063-13/+23
* intel/gen_decoder: Fix length for Media State/Object commandsJordan Justen2017-04-061-2/+10
* intel/aubinator_error_decode: Fix structure decode dataJordan Justen2017-04-061-1/+1
* anv/query: Busy-wait for available query entriesJason Ekstrand2017-04-051-6/+56
* anv/device: Add a helper for querying whether a BO is busyJason Ekstrand2017-04-053-6/+47
* anv: provide required gem stubs for the testsEmil Velikov2017-04-051-0/+19
* intel: genxml: automake: include gen_bits_header.py in the tarballEmil Velikov2017-04-051-0/+1
* intel: genxml: automake: polish automake rulesEmil Velikov2017-04-051-2/+2
* anv: Advertise larger heap sizesJason Ekstrand2017-04-043-14/+75
* anv: Add support for 48-bit addressesJason Ekstrand2017-04-045-0/+54
* anv: Replace anv_bo::is_winsys_bo with a uint32_t flagsJason Ekstrand2017-04-043-9/+11
* anv/blorp: Align vertex buffers to 64BJason Ekstrand2017-04-041-1/+14
* anv: Query the kernel for reset statusJason Ekstrand2017-04-044-40/+107
* anv: Check for device loss at the end of WaitForFencesJason Ekstrand2017-04-041-5/+14
* anv/pipeline: Properly handle unset gl_Layer and gl_ViewportIndexJason Ekstrand2017-04-041-3/+24
* i965/fs: Always provide a default LOD of 0 for TXS and TXLJason Ekstrand2017-04-041-9/+9
* intel/isl: Refactor and clerify gen8 alignment calculationsJason Ekstrand2017-04-041-15/+49
* intel: tools: add aubinator_error_decode toolLionel Landwerlin2017-04-045-1/+766
* intel: genxml: add RING_BUFFER_CTL registersLionel Landwerlin2017-04-045-0/+272
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-28 16:28:16 +0000