summaryrefslogtreecommitdiffstats
path: root/src/intel
Commit message (Expand)AuthorAgeFilesLines
...
* anv/entrypoints: Generalize the string map a bitJason Ekstrand2018-03-071-85/+103
* vulkan: Rename multiview from KHX to KHRJason Ekstrand2018-03-074-10/+10
* android: anv: add libmesa_intel_dev static dependencyMauro Rossi2018-03-071-0/+1
* intel: Add missing includes for building on AndroidClayton Craft2018-03-061-0/+1
* vulkan: do not expose surface/swapchain extensions on AndroidTapani Pälli2018-03-061-1/+1
* anv: Don't expose VK_KHX_multiview on android.Tapani Pälli2018-03-061-1/+1
* intel: Drop SURFACE_FORMAT enum from genxml.Kenneth Graunke2018-03-0514-2265/+31
* intel/common: Use isl for decoder surface formatsJordan Justen2018-03-053-1/+10
* intel/isl: Add isl_format_is_validJordan Justen2018-03-052-0/+10
* intel: Split gen_device_info out into libintel_devJordan Justen2018-03-0528-25/+131
* isl: Silence unused parameter warnings in __gen_combine_address implementationsIan Romanick2018-03-022-2/+6
* genxml: Silence unused parameter warnings in generated pack codeIan Romanick2018-03-021-3/+11
* i965: Silence unused parameter warnings in blorpIan Romanick2018-03-021-7/+5
* i965: Silence warnings about mixing enum and non-enum in conditionalIan Romanick2018-03-021-1/+1
* intel/compiler: Silence unused parameter warnings in release buildsIan Romanick2018-03-022-6/+7
* intel: Drop program size pointer from vec4/fs assembly getters.Kenneth Graunke2018-03-029-25/+17
* intel/compiler: Memory fence commit must always be enabled for gen10+Anuj Phogat2018-03-021-1/+3
* Revert "i965/fs: Predicate byte scattered writes if needed"Francisco Jerez2018-03-021-14/+1
* intel/fs: Handle surface opcode sample masks via predication.Francisco Jerez2018-03-021-1/+42
* intel/eu: Plumb header present bit to codegen helpers for HDC messages.Francisco Jerez2018-03-024-29/+50
* intel/ir: Allow arbitrary scratch flag registers for SHADER_OPCODE_FIND_LIVE_...Francisco Jerez2018-03-023-4/+6
* intel/ir: Allow representing additional flag subregisters in the IR.Francisco Jerez2018-03-027-14/+24
* intel/l3: Don't allocate SLM partition on ICL+.Francisco Jerez2018-03-021-1/+1
* intel/fs: Set up sampler message headers in the visitor on gen7+Jason Ekstrand2018-03-012-22/+39
* anv: Enable MSAA fast-clearsJason Ekstrand2018-03-011-4/+7
* anv/cmd_buffer: Add support for MCS fast-clears and resolvesJason Ekstrand2018-03-011-5/+39
* anv/cmd_buffer: Add helpers for computing resolve predicatesJason Ekstrand2018-03-011-10/+64
* anv/cmd_buffer: Handle MCS identical to CCS_E in compute_aux_usageJason Ekstrand2018-03-011-9/+5
* anv/blorp: Pass the clear address to blorp for subpass MSAA resolvesJason Ekstrand2018-03-011-0/+6
* anv/blorp: Allow indirect clear colors on blorp sources on gen7Jason Ekstrand2018-03-011-2/+2
* anv/blorp: Add partial clear support to anv_image_mcs_opJason Ekstrand2018-03-011-1/+14
* intel/blorp: Add indirect clear color support to mcs_partial_resolveJason Ekstrand2018-03-013-10/+70
* intel/blorp: Add a helper for filling out VERTEX_BUFFER_STATEJason Ekstrand2018-03-011-36/+33
* anv: Enable VK_KHR_16bit_storage for PushConstantJose Maria Casanova Crespo2018-02-281-1/+1
* spirv/i965/anv: Relax push constant offset assertions being 32-bit alignedJose Maria Casanova Crespo2018-02-282-7/+10
* anv: Enable VK_KHR_16bit_storage for SSBO and UBOJose Maria Casanova Crespo2018-02-282-3/+4
* i965/fs: Support 16-bit store_ssbo with VK_KHR_relaxed_block_layoutJose Maria Casanova Crespo2018-02-281-7/+15
* i965/fs: Support 16-bit do_read_vector with VK_KHR_relaxed_block_layoutJose Maria Casanova Crespo2018-02-281-14/+37
* i965/fs: shuffle_32bit_load_result_to_16bit_data now skips componentsJose Maria Casanova Crespo2018-02-283-3/+6
* isl/i965/fs: SSBO/UBO buffers need size padding if not multiple of 32-bitJose Maria Casanova Crespo2018-02-283-2/+62
* anv: Always set has_context_priorityJason Ekstrand2018-02-281-3/+1
* i965: Don't emit MOVs with undefined registers for Gen4 point clipping.Kenneth Graunke2018-02-281-1/+1
* intel/compiler: Re-add .vs_inputs_dual_locations = trueMatt Turner2018-02-281-0/+1
* intel/compiler: Add ICL to test_eu_validate.cppMatt Turner2018-02-281-0/+1
* intel/compiler: Disable Align16 tests on Gen11+Matt Turner2018-02-281-0/+16
* intel/compiler: Add instruction compaction support on Gen11Matt Turner2018-02-281-0/+42
* intel/compiler: Mark line, pln, and lrp as removed on Gen11+Matt Turner2018-02-281-4/+6
* intel/compiler: Lower flrp32 on Gen11+Matt Turner2018-02-285-17/+26
* intel/compiler/fs: Implement ddy without using align16 for Gen11+Matt Turner2018-02-281-8/+38
* intel/compiler/fs: Simplify ddx/ddy code generationMatt Turner2018-02-281-42/+21
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-21 05:24:26 +0000