summaryrefslogtreecommitdiffstats
path: root/src/intel
Commit message (Expand)AuthorAgeFilesLines
* intel/fs: Build 32-wide FS shaders.Francisco Jerez2018-06-281-11/+43
* intel/anv,blorp,i965: Implement the SKL 16x MSAA SIMD32 workaroundJason Ekstrand2018-06-282-2/+32
* intel/fs: Add fields to wm_prog_data for SIMD32 dispatchJason Ekstrand2018-06-284-1/+12
* intel/fs: Fix nir_intrinsic_load_helper_invocation for SIMD32.Francisco Jerez2018-06-281-5/+9
* intel/fs: Fix fs_builder::sample_mask_reg() for 32-wide FS dispatch.Francisco Jerez2018-06-281-3/+3
* intel/fs: Fix Gen6+ interpolation setup for SIMD32Francisco Jerez2018-06-281-56/+60
* intel/fs: Get rid of MOV_DISPATCH_TO_FLAGSJason Ekstrand2018-06-285-35/+8
* intel/fs: Emit MOV_DISPATCH_TO_FLAGS once for the centroid workaroundJason Ekstrand2018-06-282-50/+16
* intel/fs: Generalize the unlit centroid workaroundFrancisco Jerez2018-06-281-14/+8
* intel/fs: Fix sample id setup for SIMD32.Francisco Jerez2018-06-281-9/+25
* intel/fs: Fix Gen7 compressed source region alignment restriction for SIMD32Francisco Jerez2018-06-281-1/+7
* intel/fs: Implement 32-wide FS payload setup on Gen6+Francisco Jerez2018-06-281-67/+57
* intel/fs: Extend thread payload layout to SIMD32Francisco Jerez2018-06-283-22/+45
* intel/fs: Wrap FS payload register look-up in a helper function.Francisco Jerez2018-06-283-12/+23
* intel/fs: Use fs_regs instead of brw_regs in the unlit centroid workaroundFrancisco Jerez2018-06-281-12/+12
* intel/fs: Simplify fs_visitor::emit_samplepos_setupFrancisco Jerez2018-06-281-21/+7
* i965: Add plumbing for shader time in 32-wide FS dispatch mode.Francisco Jerez2018-06-284-3/+4
* intel/fs: Disable opt_sampler_eot() in 32-wide dispatch.Francisco Jerez2018-06-282-1/+6
* intel/fs: Emit LINE+MAC for LINTERP with unaligned coordinatesJason Ekstrand2018-06-282-10/+56
* intel/fs: Mark LINTERP opcode as writing accumulator on platforms without PLNJason Ekstrand2018-06-281-1/+2
* intel/fs: Rework INTERPOLATE_AT_PER_SLOT_OFFSETFrancisco Jerez2018-06-283-19/+9
* intel/fs: Add the group to the flag subreg number on SNB and olderJason Ekstrand2018-06-281-1/+7
* intel/fs: Fix FB read header setup for SIMD32.Francisco Jerez2018-06-281-4/+13
* intel/fs: Fix logical FB write lowering for SIMD32Francisco Jerez2018-06-281-5/+20
* intel/fs: Fix FB write message control codegen for SIMD32.Francisco Jerez2018-06-281-18/+34
* intel/fs: Don't enable dual source blend if no outputs are writtenFrancisco Jerez2018-06-281-1/+2
* intel/fs: Fix codegen of FS_OPCODE_SET_SAMPLE_ID for SIMD32.Francisco Jerez2018-06-281-11/+13
* intel/eu: Fix pixel interpolator queries for SIMD32.Francisco Jerez2018-06-281-1/+2
* intel/fs: Disable SIMD32 dispatch for fragment shaders with discard.Francisco Jerez2018-06-281-0/+2
* intel/fs: Disable SIMD32 dispatch on Gen4-6 with control flowFrancisco Jerez2018-06-281-0/+8
* intel/fs: Split instructions low to high in lower_simd_widthJason Ekstrand2018-06-281-2/+35
* intel/fs: Rework KSP data to be SIMD width-basedJason Ekstrand2018-06-283-47/+43
* intel/compiler: Add and use helpers for working with KSP indicesJason Ekstrand2018-06-283-32/+136
* intel/fs: Remove program key argument from generator.Francisco Jerez2018-06-287-10/+7
* intel/fs: Set up FB write message headers in the visitorJason Ekstrand2018-06-282-83/+86
* intel/fs: Fix implied_mrf_writes() for headerless FB writes.Francisco Jerez2018-06-281-1/+2
* intel/fs: Fix fs_inst::flags_written() for Gen4-5 FB writes.Francisco Jerez2018-06-281-1/+2
* intel/eu: Return new instruction to caller from brw_fb_WRITE().Francisco Jerez2018-06-282-21/+23
* intel/fs: Pull FB write implied headers from src[0]Jason Ekstrand2018-06-281-9/+6
* intel/fs: Properly track implied header regs read by FB writesJason Ekstrand2018-06-281-1/+16
* intel/fs: FS_OPCODE_REP_FB_WRITE has side effectsJason Ekstrand2018-06-281-0/+1
* Revert "anv: Print the actual enum for ignored structure types"Jason Ekstrand2018-06-271-3/+1
* anv: Print the actual enum for ignored structure typesJason Ekstrand2018-06-271-1/+3
* i965/gen6/gs: Handle case where a GS doesn't allocate VUEAndrii Simiklit2018-06-261-21/+21
* anv: add VK_EXT_display_control to anv driver [v5]Keith Packard2018-06-234-0/+108
* anv: Support wait for heterogeneous list of fences [v3]Keith Packard2018-06-231-18/+90
* nir: Rework lower_locals_to_regs to use deref instructionsJason Ekstrand2018-06-221-2/+0
* intel,ir3: Re-enable nir_opt_copy_prop_varsJason Ekstrand2018-06-221-1/+1
* intel/blorp: Stop setting tex->texture/samplerJason Ekstrand2018-06-221-2/+0
* intel/nir: Only lower load/store derefsJason Ekstrand2018-06-221-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-15 02:49:37 +0000