aboutsummaryrefslogtreecommitdiffstats
path: root/src/intel
Commit message (Expand)AuthorAgeFilesLines
* intel: tools: split aub parsing from aubinatorLionel Landwerlin2018-08-225-279/+460
* anv: add VK_EXT_sampler_filter_minmax supportYunchao He2018-08-224-0/+43
* anv/icl: Allow headerless sampler messages for pre-emptable contextsAnuj Phogat2018-08-212-0/+22
* anv/icl: Disable binding table prefetchingAnuj Phogat2018-08-211-6/+15
* intel/genxml: minor python style fixEric Engestrom2018-08-211-1/+1
* intel/decoder: mark total_length as MAYBE_UNUSED in gen_spec_loadKai Wasserbäch2018-08-201-1/+2
* intel/tools: initialise bo_addr to 0 in mainKai Wasserbäch2018-08-201-1/+1
* intel: aubinator: mark ftruncate_res as MAYBE_UNUSED in ensure_phys_memKai Wasserbäch2018-08-201-1/+1
* intel/aubinator_error_decode: mark ret as MAYBE_UNUSED in mainKai Wasserbäch2018-08-201-1/+1
* anv/pipeline: Lower pipeline layouts etc. after linkingJason Ekstrand2018-08-171-30/+28
* anv/pipeline: Set tess IO read/written key fields in compile_*Jason Ekstrand2018-08-171-9/+10
* anv/pipeline: Use more fields from stage in compile_csJason Ekstrand2018-08-171-16/+21
* anv/apply_pipeline_layout: Add to the bind map instead of replacing itJason Ekstrand2018-08-173-59/+21
* anv/lower_ycbcr: Use the binding array size for bounds checksJason Ekstrand2018-08-171-6/+4
* anv: drop cast-to-void of used variableEric Engestrom2018-08-161-1/+0
* anv: use safer snprintf() to ensure NULL string-terminatorEric Engestrom2018-08-161-1/+1
* intel/batch-decoder: replace local ARRAY_LENGTH() macro with global ARRAY_SIZE()Eric Engestrom2018-08-161-3/+2
* intel: various python cleanupsEric Engestrom2018-08-165-26/+21
* Revert "intel/nir: Call nir_lower_io_to_scalar_early"Jason Ekstrand2018-08-151-12/+5
* blorp: Properly handle Z24X8 blits.Kenneth Graunke2018-08-112-12/+11
* blorp: Don't try to use R32_UNORM for R24_UNORM_X8_TYPELESS rendering.Kenneth Graunke2018-08-111-5/+5
* intel: Switch the order of the 2x MSAA sample positionsJason Ekstrand2018-08-112-5/+15
* meson: Build with Python 3Mathieu Bridon2018-08-104-10/+10
* intel: Fix SIMD16 unaligned payload GRF reads on Gen4-5.Kenneth Graunke2018-08-091-0/+20
* anv: set error in all failure pathsEric Engestrom2018-08-091-1/+3
* intel/tools: add missing variable initialisationEric Engestrom2018-08-091-1/+1
* python: Fix rich comparisonsMathieu Bridon2018-08-071-2/+3
* intel: don't build tools without -Dtools=intelLionel Landwerlin2018-08-072-15/+15
* anv: add more swapchain formatsTapani Pälli2018-08-061-5/+11
* intel: tools: simplify meson buildLionel Landwerlin2018-08-041-46/+50
* intel: aubinator: simplify decodingLionel Landwerlin2018-08-041-10/+5
* intel: common: add missing stdint includeLionel Landwerlin2018-08-041-0/+2
* intel: decoder: remove unused variableLionel Landwerlin2018-08-041-2/+0
* intel: tools: aubwrite: reuse canonical address helperLionel Landwerlin2018-08-041-17/+2
* intel: aubinator: fix read the context/ringLionel Landwerlin2018-08-041-2/+2
* anv/pipeline: Disable FS dispatch for pointless fragment shadersJason Ekstrand2018-08-031-4/+33
* intel/tools: add error2aub creation into autotoolsAndres Gomez2018-08-021-1/+23
* anv/pipeline: Do cross-stage linking optimizationsJason Ekstrand2018-08-021-0/+11
* anv/pipeline: Pull most of the anv_pipeline_compile_* into common codeJason Ekstrand2018-08-021-215/+92
* anv/pipeline: Add a separate "link" stageJason Ekstrand2018-08-021-128/+193
* anv/pipeline: Compile to NIR in compile_graphicsJason Ekstrand2018-08-021-161/+116
* anv/pipeline: Recompile all shaders if any are missing from the cacheJason Ekstrand2018-08-021-4/+37
* anv/pipeline: Drop anv_pipeline_add_compiled_stageJason Ekstrand2018-08-022-19/+10
* anv/pipeline: Pull shader compilation out into a helper.Jason Ekstrand2018-08-021-108/+120
* anv/pipeline: Call anv_pipeline_compile_* in a loopJason Ekstrand2018-08-021-26/+30
* anv/pipeline: Hash the entire pipeline in one goJason Ekstrand2018-08-021-53/+94
* anv/pipeline: Populate keys up-frontJason Ekstrand2018-08-021-55/+60
* anv/pipline: Add a helper struct for per-stage infoJason Ekstrand2018-08-022-95/+74
* intel/compiler: Add brw_get_compiler_config_value for disk cacheJordan Justen2018-08-013-1/+41
* i965: Disable shader cache with INTEL_DEBUG=shader_timeJordan Justen2018-08-011-2/+5
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-25 09:22:26 +0000