aboutsummaryrefslogtreecommitdiffstats
path: root/src/intel
Commit message (Expand)AuthorAgeFilesLines
...
* isl: Set 3DSTATE_DEPTH_BUFFER::Depth correctly for 3D surfacesJason Ekstrand2020-03-051-1/+19
* intel/gen12+: Disable mid thread preemption.Rafael Antognolli2020-03-032-0/+13
* intel/isl: Implement D16_UNORM workarounds.Rafael Antognolli2020-03-034-2/+75
* anv: multiply the scratch space by 4 on gen9-10 like iris and i965Paulo Zanoni2020-03-031-2/+16
* intel/device: bdw_gt1 actually has 6 eus per subslicePaulo Zanoni2020-03-031-1/+1
* intel: fix the gen 12 compute shader scratch IDsPaulo Zanoni2020-03-031-3/+8
* intel: fix the gen 11 compute shader scratch IDsPaulo Zanoni2020-03-031-1/+6
* anv: Wait for the GPU to be idle before invalidating the aux table.Rafael Antognolli2020-03-021-0/+10
* anv: Do end-of-pipe sync around MCS/CCS ops instead of CS stallJason Ekstrand2020-03-022-8/+8
* anv: Use a proper end-of-pipe sync instead of just CS stallJason Ekstrand2020-03-022-15/+118
* anv: Use the PIPE_CONTROL instead of bits for the CS stall W/AJason Ekstrand2020-03-021-3/+7
* intel/tools/dump_gpu: fix getparam valuesLionel Landwerlin2020-03-021-1/+8
* intel/compiler: Restrict cs_threads to 64Jordan Justen2020-02-281-1/+3
* anv: Remove unused field `urb.total_size`Caio Marcelo de Oliveira Filho2020-02-274-10/+5
* anv: Remove unused field xfb_used from anv_pipelineCaio Marcelo de Oliveira Filho2020-02-272-5/+1
* nir: Drop nir_tex_instr::texture_array_sizeJason Ekstrand2020-02-262-6/+0
* intel/tools: Do not print type/qualifiers/name for c_literalMatt Turner2020-02-251-1/+1
* intel/tools: Allow i965_disasm to disassemble c_literal input typeSagar Ghuge2020-02-251-36/+103
* intel/tools: Print c_literals 4 byte wideSagar Ghuge2020-02-251-4/+12
* intel/tools: Add test for state register as sourceSagar Ghuge2020-02-252-0/+2
* intel/tools: Add test for address register as sourceSagar Ghuge2020-02-252-0/+2
* intel/tools: Set correct address register file and number in i965_asmSagar Ghuge2020-02-251-1/+3
* intel/tools: Handle STATE_REG in typed source operandSagar Ghuge2020-02-251-2/+4
* intel/tools: Handle illegal instructionSagar Ghuge2020-02-251-0/+10
* anv: Always enable the data cacheJason Ekstrand2020-02-253-10/+1
* intel/aub_dump: stub the waits when overriding the deviceLionel Landwerlin2020-02-251-0/+19
* intel/tools/aub_dump: fix crash when using the default legacy contextLionel Landwerlin2020-02-251-4/+5
* intel/tools/aub_dump: move aub file initialization to maybe_init()Lionel Landwerlin2020-02-251-38/+33
* intel/isl: Add isl_aux_info.c to Makefile.sourcesJason Ekstrand2020-02-251-0/+1
* intel/blorp: Implement GEN:BUG:1605967699.Rafael Antognolli2020-02-251-8/+44
* nir, intel: Move use_scoped_memory_barrier to nir_optionsCaio Marcelo de Oliveira Filho2020-02-242-2/+2
* nir: Move intel's intrinsic_image_coordinate_components() to core nir.Eric Anholt2020-02-241-22/+1
* isl: Add a module which manages aux resolvesNanley Chery2020-02-244-0/+702
* anv: Add pipe_state_for_stage() helperCaio Marcelo de Oliveira Filho2020-02-211-13/+24
* anv: Use intel_debug_flag_for_shader_stage()Caio Marcelo de Oliveira Filho2020-02-211-10/+1
* intel/fs: Correctly handle multiply of fsign with a source modifierIan Romanick2020-02-191-0/+10
* anv: Drop anv_image.c:get_surface()Chad Versace2020-02-191-10/+6
* intel/compiler: Do not qsort zero sized arrayDanylo Piliaiev2020-02-191-2/+4
* brw_fs: Avoid zero size vlaDanylo Piliaiev2020-02-191-1/+1
* brw_nir: Cast bitshift to unsignedDanylo Piliaiev2020-02-191-1/+1
* intel/gen12: Take into account opcode when decoding SWSBCaio Marcelo de Oliveira Filho2020-02-182-3/+7
* anv: Advertise VK_KHR_shader_non_semantic_infoCaio Marcelo de Oliveira Filho2020-02-181-0/+1
* intel/fs/gen7+: Implement discard/demote for SIMD32 programs.Francisco Jerez2020-02-142-8/+14
* intel/fs: Return consistent UW types from sample_mask_reg() in fragment shaders.Francisco Jerez2020-02-141-3/+2
* intel/fs: Refactor predication on sample mask into helper function.Francisco Jerez2020-02-141-34/+44
* intel/fs/gen7+: Swap sample mask flag register and FIND_LIVE_CHANNEL temporary.Francisco Jerez2020-02-144-13/+18
* intel/fs: Use helper for discard sample mask flag subregister number.Francisco Jerez2020-02-144-5/+16
* intel/fs: Make sample_mask_reg() local to brw_fs.cpp and use it in more places.Francisco Jerez2020-02-142-24/+28
* intel/fs/gen11: Work around dual-source blending hangs in combination with SI...Francisco Jerez2020-02-141-0/+12
* intel/fs: Set src0 alpha present bit in header when provided in message payload.Francisco Jerez2020-02-143-15/+6
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-29 22:48:21 +0000