summaryrefslogtreecommitdiffstats
path: root/src/intel/vulkan/gen7_cmd_buffer.c
Commit message (Expand)AuthorAgeFilesLines
* anv: Add support for the PMA fix on BroadwellJason Ekstrand2017-02-141-0/+7
* anv: Disable stencil writes when both write masks are zeroJason Ekstrand2017-02-141-0/+4
* anv: Delete anv's HiZ op emit functionNanley Chery2017-01-121-7/+0
* anv/cmd_buffer: Stop relying on the framebuffer for 3DSTATE_SF on gen7Jason Ekstrand2016-11-161-11/+32
* anv/cmd_buffer: Unify flush_compute_state across gensJason Ekstrand2016-10-171-88/+0
* anv/cmd_buffer: Add code for performing HZ operationsNanley Chery2016-10-071-0/+7
* anv: Move cmd_buffer_config_l3 into anv_cmd_buffer.cJason Ekstrand2016-09-031-1/+1
* anv/cmd: Move emit_descriptor_pointers to genX_cmd_buffer.cJason Ekstrand2016-06-211-43/+0
* anv/cmd: Move flush_descriptor_sets to anv_cmd_buffer.cJason Ekstrand2016-06-211-48/+0
* i965: Fix shared local memory size for Gen9+.Kenneth Graunke2016-06-121-9/+1
* genxml/gen6,7,75: s/BackFace/BackfaceJason Ekstrand2016-06-031-1/+1
* anv: Support new local ID generation & cross-thread constantsJordan Justen2016-06-011-8/+5
* i965: Store number of threads in brw_cs_prog_dataJordan Justen2016-06-011-1/+1
* anv/cmd_buffer: Only emit PIPE_CONTROL on-demandJason Ekstrand2016-05-271-0/+2
* anv: Fix warning: unused variable ‘cs_prog_data’Jordan Justen2016-05-171-1/+0
* anv: Port L3 cache programming from i965Jordan Justen2016-05-171-93/+1
* anv/gen7: Add memory barrier to vkCmdWaitEvents callJordan Justen2016-05-171-0/+6
* anv/image: Add an aspects fieldJason Ekstrand2016-05-171-3/+2
* anv: fix warnings in release buildGrazvydas Ignotas2016-04-251-1/+1
* anv: s/anv_batch_emit_blk/anv_batch_emit/Jason Ekstrand2016-04-201-20/+19
* anv/gen7_cmd_buffer: Use the new emit macroJason Ekstrand2016-04-201-52/+70
* anv: Remove default scissor and viewport conceptsNanley Chery2016-04-131-22/+4
* anv: Invalidate state cache before L3 partitioning set-up.Jordan Justen2016-03-281-0/+1
* anv: Fix cache pollution race during L3 partitioning set-up.Jordan Justen2016-03-281-10/+26
* anv: Use genxml register support for L3 Cache configJordan Justen2016-03-251-21/+32
* anv/genX: Add flush_pipeline_select_gpgpuJordan Justen2016-03-121-5/+1
* anv/cmd_buffer: Pull the core of flush_state into genX_cmd_bufferJason Ekstrand2016-03-081-144/+3
* anv/cmd_buffer: Split flush_state into two functionsJason Ekstrand2016-03-081-1/+10
* anv: Store prog data in pipeline cache streamKristian Høgsberg Kristensen2016-03-051-2/+3
* anv/cmd_buffer: Mask stencil reference valuesJason Ekstrand2016-03-041-2/+2
* anv/pipeline: Set StencilBufferWriteEnable from the pipelineJason Ekstrand2016-03-041-3/+0
* anv/pipeline: Respect pRasterizationState->depthBiasEnableJason Ekstrand2016-03-041-6/+0
* anv/cmd_buffer: Look at both sides for stencil enableJason Ekstrand2016-03-011-4/+2
* anv/cmd_buffer: Clean up stencil state setup on gen7Jason Ekstrand2016-03-011-12/+8
* anv/cmd_buffer: Dirty push constants when changing pipelines.Jason Ekstrand2016-02-291-0/+11
* anv/cmd_buffer: Re-emit push constants packets for all stagesJason Ekstrand2016-02-291-12/+12
* anv/gen7: Enable SLM in L3 cache control registerJordan Justen2016-02-281-0/+62
* anv/gen7: Only try to get the depth format the surface has depthJason Ekstrand2016-02-271-1/+4
* anv: Get rid of GENX_FUNCJason Ekstrand2016-02-201-5/+7
* anv: Switch over to the macros in genxmlJason Ekstrand2016-02-201-37/+43
* Move the intel vulkan driver to src/intel/vulkanJason Ekstrand2016-02-181-0/+589
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-26 11:46:28 +0000