summaryrefslogtreecommitdiffstats
path: root/src/intel/vulkan/gen7_cmd_buffer.c
Commit message (Expand)AuthorAgeFilesLines
* anv: Remove default scissor and viewport conceptsNanley Chery2016-04-131-22/+4
* anv: Invalidate state cache before L3 partitioning set-up.Jordan Justen2016-03-281-0/+1
* anv: Fix cache pollution race during L3 partitioning set-up.Jordan Justen2016-03-281-10/+26
* anv: Use genxml register support for L3 Cache configJordan Justen2016-03-251-21/+32
* anv/genX: Add flush_pipeline_select_gpgpuJordan Justen2016-03-121-5/+1
* anv/cmd_buffer: Pull the core of flush_state into genX_cmd_bufferJason Ekstrand2016-03-081-144/+3
* anv/cmd_buffer: Split flush_state into two functionsJason Ekstrand2016-03-081-1/+10
* anv: Store prog data in pipeline cache streamKristian Høgsberg Kristensen2016-03-051-2/+3
* anv/cmd_buffer: Mask stencil reference valuesJason Ekstrand2016-03-041-2/+2
* anv/pipeline: Set StencilBufferWriteEnable from the pipelineJason Ekstrand2016-03-041-3/+0
* anv/pipeline: Respect pRasterizationState->depthBiasEnableJason Ekstrand2016-03-041-6/+0
* anv/cmd_buffer: Look at both sides for stencil enableJason Ekstrand2016-03-011-4/+2
* anv/cmd_buffer: Clean up stencil state setup on gen7Jason Ekstrand2016-03-011-12/+8
* anv/cmd_buffer: Dirty push constants when changing pipelines.Jason Ekstrand2016-02-291-0/+11
* anv/cmd_buffer: Re-emit push constants packets for all stagesJason Ekstrand2016-02-291-12/+12
* anv/gen7: Enable SLM in L3 cache control registerJordan Justen2016-02-281-0/+62
* anv/gen7: Only try to get the depth format the surface has depthJason Ekstrand2016-02-271-1/+4
* anv: Get rid of GENX_FUNCJason Ekstrand2016-02-201-5/+7
* anv: Switch over to the macros in genxmlJason Ekstrand2016-02-201-37/+43
* Move the intel vulkan driver to src/intel/vulkanJason Ekstrand2016-02-181-0/+589
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-28 11:21:02 +0000