aboutsummaryrefslogtreecommitdiffstats
path: root/src/intel/isl
Commit message (Expand)AuthorAgeFilesLines
* intel/isl: Refactor isl_surf_get_ccs_surfJason Ekstrand2020-04-242-139/+178
* intel/isl: Delete a misleading commentJason Ekstrand2020-04-241-3/+0
* isl: don't warn in physical extent calculation for yuv formatsLionel Landwerlin2020-03-312-2/+8
* isl: set bpb for Y8_UNORMLionel Landwerlin2020-03-311-1/+1
* intel: drop unused include directoriesEric Engestrom2020-03-281-6/+6
* meson: inline `inc_common`Eric Engestrom2020-03-281-6/+6
* intel/iris: Always initialize CCS to 0Jason Ekstrand2020-03-191-0/+4
* isl: drop min row pitch alignment when set by the driverLionel Landwerlin2020-03-191-1/+9
* isl: only apply main surface ccs pitch constraint with CCSLionel Landwerlin2020-03-191-1/+2
* isl: properly filter supported display modifiers on Gen9+Lionel Landwerlin2020-03-191-3/+13
* isl: implement linear tiling row pitch requirement for displayLionel Landwerlin2020-03-191-3/+14
* intel/isl: Don't align linear images to 64K on Gen12+Jason Ekstrand2020-03-181-3/+12
* isl: allow compression for storage images on gen12+Tapani Pälli2020-03-161-1/+4
* isl: Avoid EXPECT_DEATH in unit testsMatt Turner2020-03-134-46/+61
* intel/isl: Set DepthStencilResource based on aux usageJason Ekstrand2020-03-121-2/+30
* intel: Require ISL_AUX_USAGE_STC_CCS for stencil CCSJason Ekstrand2020-03-122-1/+5
* intel/isl: Add a separate ISL_AUX_USAGE_STC_CCSJason Ekstrand2020-03-125-3/+29
* intel/isl: Require ISL_AUX_USAGE_HIZ_CCS_WT for HZ+CCS WT modeJason Ekstrand2020-03-124-20/+3
* intel/isl: Add a separate ISL_AUX_USAGE_HIZ_CCS_WTJason Ekstrand2020-03-124-9/+89
* intel/isl: Clean up some aux surface logicJason Ekstrand2020-03-121-15/+11
* isl: Set 3DSTATE_DEPTH_BUFFER::Depth correctly for 3D surfacesJason Ekstrand2020-03-051-1/+19
* intel/isl: Implement D16_UNORM workarounds.Rafael Antognolli2020-03-032-0/+48
* isl: Add a module which manages aux resolvesNanley Chery2020-02-244-0/+702
* intel/isl: Switch to R8_UNORM format for compatiblitySagar Ghuge2020-02-131-0/+9
* intel/isl: Move get_format_encoding function to islSagar Ghuge2020-02-132-0/+73
* intel/isl: Move iris's pipe-to-isl format function to isl.Eric Anholt2020-02-052-0/+302
* isl: add gen12 comment about CCS for linear tilingLionel Landwerlin2020-01-261-0/+10
* isl: drop CCS row pitch requirement for linear surfacesLionel Landwerlin2020-01-261-15/+21
* intel: Implement Gen12 workaround for array textures of size 1Lionel Landwerlin2020-01-261-1/+5
* intel/isl: Allow CCS_E on more formatsJason Ekstrand2020-01-251-23/+4
* isl: Add a helper for calculating subimage memory rangesJason Ekstrand2020-01-252-0/+71
* intel/isl: Add a hack for the Gen12 A0 texture buffer bugJason Ekstrand2020-01-241-0/+19
* intel/isl: Plumb devinfo into isl_genX(buffer_fill_state_s)Jason Ekstrand2020-01-243-3/+3
* anv: Use isl_aux_state for HiZ resolvesJason Ekstrand2020-01-241-0/+14
* isl/gen12: add reminder comment about missing WA with 3D surfacesTapani Pälli2020-01-201-0/+13
* intel/isl: Add MOCS settings to isl_device.Rafael Antognolli2019-11-122-0/+57
* intel/isl: Allow stencil buffer to support compression on Gen12+Sagar Ghuge2019-10-291-2/+3
* intel: Track stencil aux usage on Gen12+Sagar Ghuge2019-10-292-0/+8
* intel/isl: Support lossless compression with multisamplesSagar Ghuge2019-10-281-5/+1
* intel/isl: Don't reconfigure aux surfaces for MCSSagar Ghuge2019-10-281-0/+3
* intel: Fix and use HIZ_CCS write through modeNanley Chery2019-10-281-0/+6
* isl: Add isl_surf_supports_hiz_ccs_wt()Nanley Chery2019-10-282-0/+18
* intel: Support HIZ_CCS in isl_surf_get_ccs_surfNanley Chery2019-10-282-6/+36
* isl: Reduce assertions during aux surf creationNanley Chery2019-10-281-5/+15
* intel: Enable CCS_E for R24_UNORM_X8_TYPELESS on TGL+Nanley Chery2019-10-281-1/+1
* intel: Use 3DSTATE_DEPTH_BUFFER::ControlSurfaceEnableNanley Chery2019-10-281-1/+1
* intel/isl: Support HIZ_CCS in emit_depth_stencil_hizJason Ekstrand2019-10-281-2/+10
* intel: Use RENDER_SURFACE_STATE::DepthStencilResourceNanley Chery2019-10-281-0/+5
* intel: Update alignment restrictions for HiZ surfaces.Jordan Justen2019-10-281-1/+7
* intel: Enable CCS_E for some formats on Gen12Nanley Chery2019-10-281-29/+44
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-24 01:40:43 +0000