summaryrefslogtreecommitdiffstats
path: root/src/intel/isl/isl.c
Commit message (Expand)AuthorAgeFilesLines
* i965: isl: Move the MCS gen7+ assertion into ISLNanley Chery2018-05-181-0/+2
* intel/isl: Add a helper for inverting swizzlesJason Ekstrand2018-05-091-0/+30
* intel/isl: Add a helper for composing swizzlesJason Ekstrand2018-05-091-0/+35
* intel/isl: Add an isl_swizzle_supports_rendering helperJason Ekstrand2018-05-091-0/+53
* intel: Use Clear Color struct size.Rafael Antognolli2018-04-051-0/+4
* intel/isl: Add an isl_color_value_is_zero helperJason Ekstrand2018-02-201-0/+20
* intel/isl/icl: Build and use gen11 surface state emit functionsAnuj Phogat2018-02-151-0/+3
* intel/isl/icl: Add the maximum surface size limitAnuj Phogat2018-02-151-1/+5
* isl: Add a null surface fill function.Kenneth Graunke2017-08-191-0/+7
* intel/isl: Replace switch statements of doom with a macroJason Ekstrand2017-08-171-96/+39
* isl: Validate row pitch of stencil surfaces.Kenneth Graunke2017-08-101-2/+7
* intel/isl: Don't align the height of the last array sliceJason Ekstrand2017-08-071-1/+2
* intel/isl: Stop padding surfacesJason Ekstrand2017-08-071-117/+2
* intel/isl: Add a helper to get a subimage surfaceJason Ekstrand2017-07-221-0/+41
* intel/isl: Add a helper for determining if a color is 0/1Jason Ekstrand2017-07-221-0/+27
* intel/isl: Add surface state clear value informationNanley Chery2017-07-221-0/+9
* intel/isl: Tighten up restrictions for CCS on gen7Jason Ekstrand2017-07-221-7/+23
* intel/isl: Allow 1D surfaces with compressed formatsTopi Pohjolainen2017-07-221-1/+1
* intel/isl: Align non-tiled horizontally by cache lineTopi Pohjolainen2017-07-221-1/+15
* intel/isl/gen4: Represent cube maps with 3D layoutTopi Pohjolainen2017-07-201-6/+35
* intel/isl: Add a row_pitch parameter to surf_get_ccs_surfJason Ekstrand2017-07-171-1/+3
* isl: use 64bit arithmetic to compute sizeLionel Landwerlin2017-07-131-2/+2
* Revert "intel/isl: Only create a CCS buffer if the image supports rendering"Nanley Chery2017-07-071-1/+1
* intel/isl: Only create a CCS buffer if the image supports renderingNanley Chery2017-06-261-1/+1
* intel/isl: Limit CCS to one level and layer on gen7Nanley Chery2017-06-261-2/+7
* intel/isl/gen6: Allow arrayed stencilTopi Pohjolainen2017-06-171-1/+0
* intel/isl: Add the maximum surface size limitAnuj Phogat2017-06-161-0/+22
* intel/isl: Use uint64_t to store total surface sizeAnuj Phogat2017-06-161-1/+2
* i965/cnl: Handle gen10 in switch cases across the driverAnuj Phogat2017-06-091-0/+9
* intel/isl: Add a helper for getting the byte/tile offset of a subimageJason Ekstrand2017-06-011-0/+39
* intel/isl: Make get_intratile_offset_el take the element size in bitsJason Ekstrand2017-06-011-4/+3
* intel/isl: Add a new layout for HiZ and stencil on Sandy BridgeJason Ekstrand2017-06-011-5/+157
* intel/isl: Generate phys_total_el from isl_calc_phys_extentJason Ekstrand2017-06-011-68/+97
* intel/isl: Refactor to use a phys_total_el extent.Jason Ekstrand2017-06-011-19/+19
* intel/isl: Refactor isl_calc_array_pitch_el_rowsJason Ekstrand2017-06-011-47/+46
* intel/isl: Move isl_calc_array_pitch_el_rows higher upJason Ekstrand2017-06-011-117/+117
* intel/isl: Remove the device parameter from isl_tiling_get_infoJason Ekstrand2017-06-011-20/+9
* intel/isl: Add gen4_filter_tilingJason Ekstrand2017-05-261-2/+1
* intel/isl: Add support for gen4 cube maps to get_image_offset_saJason Ekstrand2017-05-261-5/+18
* intel/isl: Don't request space for stencil/hiz packets unless neededJason Ekstrand2017-05-261-7/+6
* intel/isl: Add support for emitting depth/stencil/hizJason Ekstrand2017-04-101-0/+93
* intel/isl: Use genx_bits.h instead of a hand-rolled tableJason Ekstrand2017-04-071-18/+13
* isl: Drop unused isl_surf_init_info::min_pitchChad Versace2017-03-281-10/+3
* isl: Let isl_surf_init's caller set the exact row pitch (v2)Chad Versace2017-03-281-1/+13
* isl: Validate the calculated row pitch (v45)Chad Versace2017-03-281-6/+64
* isl: Refactor row pitch calculation (v2)Chad Versace2017-03-211-33/+89
* isl: Drop misplaced comment about paddingChad Versace2017-03-211-46/+0
* intel: Correct the BDW surface state sizeNanley Chery2017-03-201-1/+1
* intel/isl: Apply render target alignment constraints for MCSPohjolainen, Topi2017-02-231-1/+16
* intel/isl: add MCS width constraint 16 samplesLionel Landwerlin2017-02-231-0/+10
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-22 03:21:24 +0000