index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
intel
/
genxml
/
gen12.xml
Commit message (
Expand
)
Author
Age
Files
Lines
*
genxml: Add a new 3DSTATE_SF field on gen12
Jason Ekstrand
2020-01-30
1
-0
/
+5
*
intel/genxml: Make SO_DECL::"Hole Flag" a Boolean
Jason Ekstrand
2020-01-27
1
-1
/
+1
*
genxml: add new Gen11+ PIPE_CONTROL field
Lionel Landwerlin
2020-01-16
1
-0
/
+1
*
genxml: Remove a non-existant HW bit
Jason Ekstrand
2020-01-09
1
-1
/
+0
*
intel/genxml: Add 3DSTATE_CONSTANT_ALL packet.
Rafael Antognolli
2019-12-04
1
-0
/
+25
*
intel/genxml: Add gen12 tile cache flush bit
Jordan Justen
2019-10-30
1
-0
/
+1
*
genxml/gen12: Add Stencil Buffer Resolve Enable bit
Sagar Ghuge
2019-10-29
1
-0
/
+1
*
genxml: Add 3DSTATE_SO_BUFFER_INDEX_* instructions
Plamena Manolova
2019-10-29
1
-0
/
+47
*
genxml: Change 3DSTATE_DEPTH_BOUNDS bias.
Plamena Manolova
2019-10-29
1
-1
/
+1
*
intel: Fix and use HIZ_CCS write through mode
Nanley Chery
2019-10-28
1
-0
/
+1
*
intel: Use 3DSTATE_DEPTH_BUFFER::ControlSurfaceEnable
Nanley Chery
2019-10-28
1
-0
/
+1
*
intel: Use RENDER_SURFACE_STATE::DepthStencilResource
Nanley Chery
2019-10-28
1
-0
/
+1
*
intel/blorp/gen12: Set FWCC when storing the clear color.
Rafael Antognolli
2019-10-28
1
-0
/
+1
*
genxml: Add 3DSTATE_DEPTH_BOUNDS instruction.
Plamena Manolova
2019-10-28
1
-0
/
+13
*
genxml/gen12: Add AUX MAP register definitions
Jordan Justen
2019-10-28
1
-0
/
+8
*
intel/genxml: add RPSTAT register for core frequency
Lionel Landwerlin
2019-10-23
1
-0
/
+5
*
intel/genxml: Remove W-tiling on gen12
Jason Ekstrand
2019-10-17
1
-1
/
+0
*
intel/genxml,isl: Add gen12 stencil buffer changes
Jordan Justen
2019-10-17
1
-5
/
+30
*
intel/genxml,isl: Add gen12 depth buffer changes
Jordan Justen
2019-10-17
1
-9
/
+13
*
intel/genxml,isl: Add gen12 render surface state changes
Jordan Justen
2019-10-17
1
-10
/
+9
*
genxml/gen11+: Add COMMON_SLICE_CHICKEN4 register
Anuj Phogat
2019-09-11
1
-0
/
+5
*
anv,iris: L3ALLOC register replaces L3CNTLREG for gen12
Jordan Justen
2019-09-06
1
-4
/
+3
*
intel/genxml: Add gen12.xml as a copy of gen11.xml
Jordan Justen
2019-08-28
1
-0
/
+7171