aboutsummaryrefslogtreecommitdiffstats
path: root/src/intel/dev
Commit message (Expand)AuthorAgeFilesLines
* intel: Get information about pixel pipes subslices.Rafael Antognolli2019-08-122-1/+25
* intel/device: make internal functions privateMark Janes2019-08-012-84/+68
* intel/device: rename gen_get_device_infoMark Janes2019-08-013-8/+10
* i965: Move device info initialization to common codeMark Janes2019-08-012-0/+137
* intel: replace large stack buffer with heap allocationEric Engestrom2019-07-292-27/+32
* intel: add disable_ccs_repack to gen_device_infoDongwon Kim2019-07-082-0/+4
* iris: Implement INTEL_DEBUG=pc for pipe control logging.Kenneth Graunke2019-06-202-0/+2
* iris: Print binding tables when INTEL_DEBUG=btCaio Marcelo de Oliveira Filho2019-06-032-0/+2
* intel/compiler: Implement TCS 8_PATCH mode and INTEL_DEBUG=tcs8Kenneth Graunke2019-05-142-1/+4
* intel: drop misleading driver name from gen_get_device_info()Mike Blumenkrantz2019-05-111-1/+1
* intel: workaround VS fixed function issue on Gen9 GT1 partsLionel Landwerlin2019-04-231-0/+12
* intel/devinfo: add basic sanity tests on device databaseLionel Landwerlin2019-04-192-0/+45
* intel/devinfo: fix missing num_thread_per_eu on ICLLionel Landwerlin2019-04-191-6/+2
* i965: move brw_timebase_scale to device infoLionel Landwerlin2019-04-171-0/+7
* i965: store device revision in gen_device_infoLionel Landwerlin2019-04-171-0/+1
* intel/common: move gen_debug to intel/devMark Janes2019-04-103-0/+246
* intel: Add support for Comet LakeAnuj Phogat2019-04-011-0/+1
* intel: Add Elkhart Lake device infoAnuj Phogat2019-03-271-0/+60
* intel: fix urb size for CFL GT1Lionel Landwerlin2019-02-221-0/+1
* drm-uapi: use local files, not system libdrmEric Engestrom2019-02-142-2/+2
* intel: Introducing Whiskey Lake platformRodrigo Vivi2018-10-111-0/+1
* intel/icl: Fix URB size for different SKUsAnuj Phogat2018-09-211-14/+29
* intel: Introducing Amber Lake platformRodrigo Vivi2018-08-311-0/+1
* intel: devinfo: add simulator idLionel Landwerlin2018-07-052-4/+48
* i965/glk: Add l3 banks count for 2x6 configurationAnuj Phogat2018-05-211-1/+1
* intel: devinfo: silence coverity warningLionel Landwerlin2018-05-091-0/+1
* intel: devinfo: fix assertion on devices with odd number of EUsLionel Landwerlin2018-05-081-5/+1
* intel/dev: Assert the number of slices is not zeroTopi Pohjolainen2018-04-111-1/+1
* i965: perf: query topologyLionel Landwerlin2018-03-221-0/+8
* intel: devinfo: add helper functions to fill fusing masks valuesLionel Landwerlin2018-03-222-1/+140
* intel: devinfo: meson: include drm uapiLionel Landwerlin2018-03-221-1/+1
* intel: devinfo: store slice/subslice/eu masksLionel Landwerlin2018-03-222-1/+91
* intel: devinfo: store number of EUs per subsliceLionel Landwerlin2018-03-222-2/+38
* intel/common/icl: Disable hiz surface samplingAnuj Phogat2018-03-221-0/+1
* intel: Add cfl to gen_device_name_to_pci_device_id()Matt Turner2018-03-161-0/+1
* intel: Split gen_device_info out into libintel_devJordan Justen2018-03-053-0/+1148
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-23 22:35:29 +0000