index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
intel
/
compiler
Commit message (
Expand
)
Author
Age
Files
Lines
*
intel/fs: Add a couple of simple helper opcodes
Jason Ekstrand
2018-03-07
4
-0
/
+76
*
i965/fs: Add support for nir_intrinsic_shuffle
Jason Ekstrand
2018-03-07
7
-0
/
+150
*
i965/fs: Support nir_intrinsic_vote_feq
Jason Ekstrand
2018-03-07
1
-0
/
+6
*
nir: Generalize nir_intrinsic_vote_eq
Jason Ekstrand
2018-03-07
1
-1
/
+1
*
i965/fs: Implement basic SPIR-V subgroup intrinsics
Jason Ekstrand
2018-03-07
2
-0
/
+26
*
anv: Trivially implement VK_KHR_device_group
Jason Ekstrand
2018-03-07
1
-0
/
+1
*
anv: Implement vkCmdDispatchBase
Jason Ekstrand
2018-03-07
1
-0
/
+3
*
intel: Split gen_device_info out into libintel_dev
Jordan Justen
2018-03-05
3
-3
/
+3
*
i965: Silence warnings about mixing enum and non-enum in conditional
Ian Romanick
2018-03-02
1
-1
/
+1
*
intel/compiler: Silence unused parameter warnings in release builds
Ian Romanick
2018-03-02
2
-6
/
+7
*
intel: Drop program size pointer from vec4/fs assembly getters.
Kenneth Graunke
2018-03-02
9
-25
/
+17
*
intel/compiler: Memory fence commit must always be enabled for gen10+
Anuj Phogat
2018-03-02
1
-1
/
+3
*
Revert "i965/fs: Predicate byte scattered writes if needed"
Francisco Jerez
2018-03-02
1
-14
/
+1
*
intel/fs: Handle surface opcode sample masks via predication.
Francisco Jerez
2018-03-02
1
-1
/
+42
*
intel/eu: Plumb header present bit to codegen helpers for HDC messages.
Francisco Jerez
2018-03-02
4
-29
/
+50
*
intel/ir: Allow arbitrary scratch flag registers for SHADER_OPCODE_FIND_LIVE_...
Francisco Jerez
2018-03-02
3
-4
/
+6
*
intel/ir: Allow representing additional flag subregisters in the IR.
Francisco Jerez
2018-03-02
7
-14
/
+24
*
intel/fs: Set up sampler message headers in the visitor on gen7+
Jason Ekstrand
2018-03-01
2
-22
/
+39
*
spirv/i965/anv: Relax push constant offset assertions being 32-bit aligned
Jose Maria Casanova Crespo
2018-02-28
1
-5
/
+10
*
i965/fs: Support 16-bit store_ssbo with VK_KHR_relaxed_block_layout
Jose Maria Casanova Crespo
2018-02-28
1
-7
/
+15
*
i965/fs: Support 16-bit do_read_vector with VK_KHR_relaxed_block_layout
Jose Maria Casanova Crespo
2018-02-28
1
-14
/
+37
*
i965/fs: shuffle_32bit_load_result_to_16bit_data now skips components
Jose Maria Casanova Crespo
2018-02-28
3
-3
/
+6
*
isl/i965/fs: SSBO/UBO buffers need size padding if not multiple of 32-bit
Jose Maria Casanova Crespo
2018-02-28
1
-1
/
+30
*
i965: Don't emit MOVs with undefined registers for Gen4 point clipping.
Kenneth Graunke
2018-02-28
1
-1
/
+1
*
intel/compiler: Re-add .vs_inputs_dual_locations = true
Matt Turner
2018-02-28
1
-0
/
+1
*
intel/compiler: Add ICL to test_eu_validate.cpp
Matt Turner
2018-02-28
1
-0
/
+1
*
intel/compiler: Disable Align16 tests on Gen11+
Matt Turner
2018-02-28
1
-0
/
+16
*
intel/compiler: Add instruction compaction support on Gen11
Matt Turner
2018-02-28
1
-0
/
+42
*
intel/compiler: Mark line, pln, and lrp as removed on Gen11+
Matt Turner
2018-02-28
1
-4
/
+6
*
intel/compiler: Lower flrp32 on Gen11+
Matt Turner
2018-02-28
5
-17
/
+26
*
intel/compiler/fs: Implement ddy without using align16 for Gen11+
Matt Turner
2018-02-28
1
-8
/
+38
*
intel/compiler/fs: Simplify ddx/ddy code generation
Matt Turner
2018-02-28
1
-42
/
+21
*
intel/compiler/fs: Pass fs_inst to generate_ddx/ddy instead of opcode
Matt Turner
2018-02-28
2
-8
/
+10
*
intel/compiler/fs: Don't generate integer DWord multiply on Gen11
Matt Turner
2018-02-28
1
-5
/
+1
*
intel/compiler/fs: Implement FS_OPCODE_LINTERP with MADs on Gen11+
Matt Turner
2018-02-28
2
-4
/
+46
*
intel/compiler/fs: Return multiple_instructions_emitted from generate_linterp
Matt Turner
2018-02-28
2
-4
/
+8
*
intel/compiler/fs: Fix application of cmod and saturate to LINE/MAC pair
Matt Turner
2018-02-28
1
-2
/
+11
*
intel/compiler: Add Gen11+ native float type
Matt Turner
2018-02-28
6
-2
/
+32
*
intel/compiler: Add Gen11 register types
Matt Turner
2018-02-28
1
-8
/
+65
*
nir: add lower_ldexp to nir compiler options
Timothy Arceri
2018-02-28
1
-0
/
+1
*
intel/ir: Fix invalid type aliasing with undefined behavior in test_eu_compact.
Francisco Jerez
2018-02-27
1
-3
/
+3
*
i965: Fix compiler warning about write being undefined.
Eric Anholt
2018-02-20
1
-1
/
+1
*
i965/compiler: clean up nir_intrinsic_load_input for vertex shaders
Iago Toral Quiroga
2018-02-14
1
-11
/
+2
*
intel/compiler: fix first_component for 64-bit types on vertex inputs
Iago Toral Quiroga
2018-02-14
1
-0
/
+3
*
intel/compiler: fix 64bit value prints on 32bit
Grazvydas Ignotas
2018-02-10
2
-3
/
+3
*
i965: remove unused brw_nir_lower_cs_shared()
Timothy Arceri
2018-02-07
2
-9
/
+0
*
i965/nir: do int64 lowering before optimization
Iago Toral Quiroga
2018-02-06
1
-4
/
+12
*
i965: Move mistakenly placed line
Matt Turner
2018-02-05
1
-1
/
+1
*
nir: add vs_inputs_dual_locations compiler option
Timothy Arceri
2018-01-30
1
-0
/
+3
*
compiler: tidy up double_inputs_read uses
Timothy Arceri
2018-01-30
1
-1
/
+1
[next]