index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
intel
/
compiler
Commit message (
Expand
)
Author
Age
Files
Lines
*
i965/cnl: Update few assertions
Anuj Phogat
2017-06-09
1
-1
/
+1
*
tree-wide: remove trailing backslash
Eric Engestrom
2017-06-07
1
-1
/
+1
*
i965: Change INTEL_DEBUG=vec4 to INTEL_SCALAR_VS for consistency.
Kenneth Graunke
2017-06-05
1
-1
/
+1
*
i965: Drop duplicate shadow variable.
Kenneth Graunke
2017-06-01
1
-1
/
+0
*
i965: Move SOL PSIZ hacks from draw time to link time.
Kenneth Graunke
2017-06-01
1
-12
/
+1
*
i965: Ignore INTEL_SCALAR_* debug variables on Gen10+.
Kenneth Graunke
2017-05-29
1
-10
/
+16
*
i965: Move clip program compilation to the compiler
Jason Ekstrand
2017-05-26
8
-0
/
+2340
*
i965: Move SF compilation to the compiler
Jason Ekstrand
2017-05-26
3
-0
/
+931
*
intel/compiler: Make brw_disasm take const assembly
Jason Ekstrand
2017-05-26
3
-15
/
+15
*
i965/vec4: load dvec3/4 uniforms first in the push constant buffer
Samuel Iglesias Gonsálvez
2017-05-18
1
-27
/
+80
*
i965/vec4: fix swizzle and writemask when loading an uniform with constant of...
Samuel Iglesias Gonsálvez
2017-05-18
1
-4
/
+11
*
i965/vec4/gs: restore the uniform values which was overwritten by failed vec4...
Samuel Iglesias Gonsálvez
2017-05-18
1
-0
/
+26
*
i965: Fix test_eu_validate.cpp
Matt Turner
2017-05-16
1
-1
/
+1
*
i965: Add a weak no-op nir_print_instr() symbol
Matt Turner
2017-05-15
1
-0
/
+2
*
i965: Allow brw_eu_validate to handle compact instructions
Matt Turner
2017-05-15
1
-2
/
+15
*
i965: Pass pointer and end of assembly to brw_validate_instructions
Matt Turner
2017-05-15
5
-11
/
+22
*
i965/vec4: Delete the system value infastructure
Jason Ekstrand
2017-05-09
11
-137
/
+5
*
i965/vec4: Use NIR to do GS input remapping
Jason Ekstrand
2017-05-09
9
-101
/
+59
*
i965/fs: Move remapping of gl_PointSize to the NIR level
Jason Ekstrand
2017-05-09
2
-26
/
+21
*
i965/nir: Inline remap_inputs_with_vue_map
Jason Ekstrand
2017-05-09
1
-27
/
+22
*
i965/vec4: Use NIR remapping for VS attributes
Jason Ekstrand
2017-05-09
6
-121
/
+34
*
intel/compiler/vs: Move inputs_read handling to generic code
Jason Ekstrand
2017-05-09
1
-0
/
+3
*
i965/vec4: Set VERT_BIT_EDGEFLAG based on the VUE map
Jason Ekstrand
2017-05-09
1
-0
/
+11
*
i965/fs: Lower gl_VertexID and friends to inputs at the NIR level
Jason Ekstrand
2017-05-09
4
-70
/
+74
*
i965/vs: Set uses_vertexid and friends from brw_compile_vs
Jason Ekstrand
2017-05-09
3
-11
/
+17
*
i965: Move multiply by 4 for VS ATTR setup into the scalar backend.
Jason Ekstrand
2017-05-09
2
-2
/
+2
*
i965/nir: Inline remap_vs_attrs
Jason Ekstrand
2017-05-09
1
-30
/
+26
*
nir: Embed the shader_info in the nir_shader again
Jason Ekstrand
2017-05-09
13
-132
/
+132
*
intel: compiler: prevent integer overflow
Lionel Landwerlin
2017-05-09
1
-2
/
+2
*
intel: compiler: remove duplicated code
Lionel Landwerlin
2017-05-09
1
-12
/
+0
*
i965: Move enums to brw_compiler.h.
Rafael Antognolli
2017-05-03
2
-21
/
+21
*
i965/vec4: don't modify regioning parameters to the sources of DF align1 inst...
Samuel Iglesias Gonsálvez
2017-05-03
1
-8
/
+1
*
i965/vec4: fix register width for DF VGRF and UNIFORM
Samuel Iglesias Gonsálvez
2017-05-03
1
-5
/
+7
*
i965/vec4: fix vertical stride to avoid breaking region parameter rule
Samuel Iglesias Gonsálvez
2017-05-03
1
-18
/
+32
*
intel/fs: Take into account amount of data read in spilling cost heuristic.
Francisco Jerez
2017-04-24
1
-1
/
+1
*
intel/fs: Use regs_written() in spilling cost heuristic for improved accuracy.
Francisco Jerez
2017-04-24
1
-2
/
+1
*
i965/vec4: Use reads_accumulator_implicitly(), not MACH checks.
Kenneth Graunke
2017-04-24
1
-4
/
+4
*
nir/i965: add before ffma algebraic opts
Timothy Arceri
2017-04-24
1
-0
/
+6
*
i965/vec4: Avoid reswizzling MACH instructions in opt_register_coalesce().
Kenneth Graunke
2017-04-22
1
-0
/
+7
*
i965: Use correct VertStride on align16 instructions.
Matt Turner
2017-04-14
1
-10
/
+34
*
i965/vec4/dce: improve track of partial flag register writes
Samuel Iglesias Gonsálvez
2017-04-14
1
-1
/
+1
*
i965/vec4: don't do horizontal stride on some register file types
Samuel Iglesias Gonsálvez
2017-04-14
1
-2
/
+5
*
i965/vec4: Fix exec size for MOVs {SET,PICK}_{HIGH,LOW}_32BIT.
Matt Turner
2017-04-14
1
-4
/
+12
*
i965/vec4: use vec4_builder to emit instructions in setup_imm_df()
Samuel Iglesias Gonsálvez
2017-04-14
2
-50
/
+50
*
i965/vec4: consider subregister offset in live variables
Juan A. Suarez Romero
2017-04-14
1
-2
/
+2
*
i965/vec4: fix assert to detect SIMD lowered DF instructions in IVB
Francisco Jerez
2017-04-14
1
-5
/
+1
*
i965/vec4: split VEC4_OPCODE_FROM_DOUBLE into one opcode per destination's type
Samuel Iglesias Gonsálvez
2017-04-14
7
-27
/
+60
*
i965/vec4: split d2x conversion and data gathering from one opcode to two exp...
Samuel Iglesias Gonsálvez
2017-04-14
2
-8
/
+1
*
i965/vec4: fix VEC4_OPCODE_FROM_DOUBLE for IVB/BYT
Juan A. Suarez Romero
2017-04-14
1
-7
/
+19
*
i965/vec4: keep original type when dealing with null registers
Juan A. Suarez Romero
2017-04-14
1
-0
/
+2
[next]