index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
intel
/
compiler
Commit message (
Expand
)
Author
Age
Files
Lines
*
i965/vec4: load dvec3/4 uniforms first in the push constant buffer
Samuel Iglesias Gonsálvez
2017-05-18
1
-27
/
+80
*
i965/vec4: fix swizzle and writemask when loading an uniform with constant of...
Samuel Iglesias Gonsálvez
2017-05-18
1
-4
/
+11
*
i965/vec4/gs: restore the uniform values which was overwritten by failed vec4...
Samuel Iglesias Gonsálvez
2017-05-18
1
-0
/
+26
*
i965/vec4: don't modify regioning parameters to the sources of DF align1 inst...
Samuel Iglesias Gonsálvez
2017-05-05
1
-8
/
+1
*
i965/vec4: fix register width for DF VGRF and UNIFORM
Samuel Iglesias Gonsálvez
2017-05-05
1
-5
/
+7
*
i965/vec4: fix vertical stride to avoid breaking region parameter rule
Samuel Iglesias Gonsálvez
2017-05-05
1
-18
/
+32
*
intel/fs: Take into account amount of data read in spilling cost heuristic.
Francisco Jerez
2017-04-30
1
-1
/
+1
*
intel/fs: Use regs_written() in spilling cost heuristic for improved accuracy.
Francisco Jerez
2017-04-30
1
-2
/
+1
*
i965/vec4: Avoid reswizzling MACH instructions in opt_register_coalesce().
Kenneth Graunke
2017-04-30
1
-0
/
+7
*
i965: Use correct VertStride on align16 instructions.
Matt Turner
2017-04-14
1
-10
/
+34
*
i965/vec4/dce: improve track of partial flag register writes
Samuel Iglesias Gonsálvez
2017-04-14
1
-1
/
+1
*
i965/vec4: don't do horizontal stride on some register file types
Samuel Iglesias Gonsálvez
2017-04-14
1
-2
/
+5
*
i965/vec4: Fix exec size for MOVs {SET,PICK}_{HIGH,LOW}_32BIT.
Matt Turner
2017-04-14
1
-4
/
+12
*
i965/vec4: use vec4_builder to emit instructions in setup_imm_df()
Samuel Iglesias Gonsálvez
2017-04-14
2
-50
/
+50
*
i965/vec4: consider subregister offset in live variables
Juan A. Suarez Romero
2017-04-14
1
-2
/
+2
*
i965/vec4: fix assert to detect SIMD lowered DF instructions in IVB
Francisco Jerez
2017-04-14
1
-5
/
+1
*
i965/vec4: split VEC4_OPCODE_FROM_DOUBLE into one opcode per destination's type
Samuel Iglesias Gonsálvez
2017-04-14
7
-27
/
+60
*
i965/vec4: split d2x conversion and data gathering from one opcode to two exp...
Samuel Iglesias Gonsálvez
2017-04-14
2
-8
/
+1
*
i965/vec4: fix VEC4_OPCODE_FROM_DOUBLE for IVB/BYT
Juan A. Suarez Romero
2017-04-14
1
-7
/
+19
*
i965/vec4: keep original type when dealing with null registers
Juan A. Suarez Romero
2017-04-14
1
-0
/
+2
*
i965/vec4: split DF instructions and later double its execsize in IVB/BYT
Samuel Iglesias Gonsálvez
2017-04-14
3
-1
/
+53
*
i965/fs: lower all non-force_writemask_all DF instructions to SIMD4 on IVB/BYT
Samuel Iglesias Gonsálvez
2017-04-14
1
-0
/
+9
*
i965/fs: Get 64-bit indirect moves working on IVB.
Francisco Jerez
2017-04-14
1
-2
/
+25
*
i965: Use source region <1,2,0> when converting to DF.
Matt Turner
2017-04-14
2
-13
/
+28
*
i965/fs: fix lower SIMD width for IVB/BYT's MOV_INDIRECT
Juan A. Suarez Romero
2017-04-14
1
-3
/
+14
*
i965/fs: fix dst stride in IVB/BYT type conversions
Juan A. Suarez Romero
2017-04-14
1
-27
/
+41
*
i965/fs: rename lower_d2x to lower_conversions
Samuel Iglesias Gonsálvez
2017-04-14
3
-3
/
+3
*
Revert "i965/fs: Don't emit SEL instructions for type-converting MOVs."
Samuel Iglesias Gonsálvez
2017-04-14
1
-2
/
+0
*
i965/fs: generalize the legalization d2x pass
Samuel Iglesias Gonsálvez
2017-04-14
2
-37
/
+67
*
i965: Use <0,2,1> region for scalar DF sources on IVB/BYT.
Matt Turner
2017-04-14
1
-0
/
+13
*
i965/fs: clamp exec_size when an instruction has a scalar DF source
Samuel Iglesias Gonsálvez
2017-04-14
1
-3
/
+8
*
i965/fs: double regioning parameters and execsize for DF in IVB/BYT
Juan A. Suarez Romero
2017-04-14
1
-7
/
+43
*
i965/fs: add helper to retrieve instruction execution type
Juan A. Suarez Romero
2017-04-14
3
-5
/
+64
*
i965: Handle IVB DF differences in the validator.
Matt Turner
2017-04-14
1
-0
/
+24
*
i965/disasm: also print nibctrl in IVB for execsize=8
Iago Toral Quiroga
2017-04-14
1
-3
/
+3
*
i965/fs: Take into account lower frequency of conditional blocks in spilling ...
Francisco Jerez
2017-04-11
1
-5
/
+14
*
i965/fs: Always provide a default LOD of 0 for TXS and TXL
Jason Ekstrand
2017-04-04
1
-9
/
+9
*
intel/vec4: Add some fall through comments
Jason Ekstrand
2017-04-03
1
-0
/
+4
*
i965: expose BRW_OPCODE_[F32TO16/F16TO32] name on gen8+
Alejandro Piñeiro
2017-03-29
1
-0
/
+9
*
i965/fs: Don't emit SEL instructions for type-converting MOVs.
Matt Turner
2017-03-27
1
-0
/
+2
*
anv/pipeline: make FragCoord include sample positions when sample shading
Iago Toral Quiroga
2017-03-24
1
-0
/
+1
*
i965: Replace OPT_V() with OPT().
Matt Turner
2017-03-23
1
-23
/
+19
*
i965/fs: Return progress from demote_sample_qualifiers().
Matt Turner
2017-03-23
1
-1
/
+6
*
i965/fs: Return progress from move_interpolation_to_top().
Matt Turner
2017-03-23
1
-1
/
+6
*
intel/compiler: consistently use ifndef guards over pragma once
Emil Velikov
2017-03-22
8
-5
/
+31
*
i965: make brw_setup_image_uniform_values static
Emil Velikov
2017-03-22
1
-5
/
+0
*
nir: Rework conversion opcodes
Jason Ekstrand
2017-03-14
3
-67
/
+45
*
i965/fs: Re-arrange conversion operations
Jason Ekstrand
2017-03-14
1
-36
/
+31
*
i965/vec4: Get rid of the type parameter from to/from_double
Jason Ekstrand
2017-03-14
2
-24
/
+15
*
i965/fs: Use num_components from the SSA def in image intrinsics
Jason Ekstrand
2017-03-14
1
-2
/
+1
[next]