summaryrefslogtreecommitdiffstats
path: root/src/intel/compiler
Commit message (Expand)AuthorAgeFilesLines
* i965: Fix and enable forgotten validation testMatt Turner2017-10-041-14/+17
* i965: Only insert error message if not already presentMatt Turner2017-10-041-5/+13
* i965: Avoid validation error when src1 is not presentMatt Turner2017-10-041-1/+1
* i965: Remove validate_reg()Matt Turner2017-10-041-80/+0
* i965: Add and use STRIDE and WIDTH macrosMatt Turner2017-10-041-18/+15
* i965: Add GLK, CFL, CNL to test_eu_validate.cMatt Turner2017-10-041-0/+7
* i965: Fix support for disassembling 64-bit integer immediatesMatt Turner2017-10-041-2/+2
* i965/fs: Rewrite fsign64 to skip the float -> double conversionMatt Turner2017-10-041-41/+9
* i965/fs: Unpack count argument to 64-bit shift ops on AtomMatt Turner2017-10-041-6/+28
* i965/fs: Don't apply POW/FDIV workaround on Gen10+Matt Turner2017-10-041-0/+1
* i965: Fix src0 vs src1 typoMatt Turner2017-10-041-1/+1
* intel: compiler: vec4: add missing default 0 lodLionel Landwerlin2017-10-031-0/+9
* meson: convert gtest to an internal dependencyDylan Baker2017-10-031-3/+3
* i965: skip reading unused slots at the begining of the URB for the FSIago Toral Quiroga2017-10-022-4/+32
* i965: Normalize types for FBL, FBH, etcMatt Turner2017-09-302-15/+11
* i965/fs: force pull model for 64-bit GS inputsIago Toral Quiroga2017-09-292-7/+15
* meson: Add build Intel "anv" vulkan driverDylan Baker2017-09-271-0/+155
* intel: use a flag instead of setting PYTHONPATHDylan Baker2017-09-271-8/+25
* i965: Support copy propagating of untyped atomic surface indexes.Kenneth Graunke2017-09-261-0/+7
* i965/vec4: Fix swizzles on atomic sources.Kenneth Graunke2017-09-261-4/+9
* i965/vec4: Actually handle atomic op intrinsics.Kenneth Graunke2017-09-261-2/+10
* i965/nir: export nir_optimizeTimothy Arceri2017-09-262-7/+11
* i965: Handle unwritten PSIZ/VIEWPORT/LAYER outputs in vec4 shaders.Kenneth Graunke2017-09-211-3/+3
* intel/eu/validate: Look up types on demand in execution_type()Jason Ekstrand2017-09-121-4/+2
* i965: Drop unnecessary conditionalMatt Turner2017-08-291-4/+4
* intel/compiler: Cast reg types explicitlyTopi Pohjolainen2017-08-281-2/+2
* anv,i965: Move CS shared lowering into anvJason Ekstrand2017-08-241-2/+0
* i965: Stop using wm_prog_data->binding_table.render_target_start.Kenneth Graunke2017-08-231-2/+7
* i965: Add a brw_wm_prog_data::has_render_target_reads field.Kenneth Graunke2017-08-232-0/+3
* i965: Mark functions staticMatt Turner2017-08-213-20/+21
* i965/vec4: Use 'class' src_reg, rather than 'struct' src_regMatt Turner2017-08-211-1/+1
* i965/vec4: Return float from spill_cost_for_type()Matt Turner2017-08-211-1/+1
* i965: Optimize reading the destination typeMatt Turner2017-08-211-1/+3
* i965: Mark brw_hw_type_to_reg_type() as a pure functionMatt Turner2017-08-211-1/+7
* i965: Hide the register type hardware encodingsMatt Turner2017-08-212-31/+31
* i965: Stop using hardware register types directlyMatt Turner2017-08-214-158/+113
* i965: Add brw_hw_reg_type_to_letters() and use it in brw_disasm.cMatt Turner2017-08-213-39/+45
* i965: Move brw_reg_type_letters() as wellMatt Turner2017-08-216-33/+37
* i965: Switch to using the logical register typesMatt Turner2017-08-212-21/+19
* i965: Add functions to abstract access to register typesMatt Turner2017-08-212-51/+79
* i965: Rename brw_inst's functions that access the register typeMatt Turner2017-08-217-99/+99
* i965: Index brw_hw_reg_type_to_size()'s table by logical typeMatt Turner2017-08-211-39/+19
* i965: Add a brw_hw_type_to_reg_type() functionMatt Turner2017-08-212-0/+29
* i965: Use a common table to translate logical to hardware typesMatt Turner2017-08-211-36/+29
* i965: Extract functions dealing with register types to separate fileMatt Turner2017-08-214-140/+207
* i965: Reverse file/type arguments to register type functionsMatt Turner2017-08-214-13/+15
* i965: Add support for disassembling 64-bit integer immediatesMatt Turner2017-08-212-0/+13
* i965: Use separate enums for register vs immediate typesMatt Turner2017-08-216-129/+144
* i965: Reorder brw_reg_type enum valuesMatt Turner2017-08-215-26/+21
* i965: Validate destination restrictions with vector immediatesMatt Turner2017-08-213-12/+141
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-21 16:12:56 +0000