summaryrefslogtreecommitdiffstats
path: root/src/intel/compiler
Commit message (Expand)AuthorAgeFilesLines
* i965: Remove CONT/BREAK from instruction compaction testMatt Turner2017-08-211-4/+0
* i965: Test instruction compaction on all supported GensMatt Turner2017-08-211-8/+42
* i965: Silence signed/unsigned comparison warningMatt Turner2017-08-211-1/+1
* i965: Move compaction "prepass" into brw_eu_compact.cMatt Turner2017-08-212-72/+82
* i965: Mark src inst pointer const in compaction codeMatt Turner2017-08-212-12/+13
* intel/compiler: properly size attribute wa_flags array for VulkanIago Toral Quiroga2017-08-111-1/+17
* intel/vec4/gs: reset nr_pull_param if DUAL_INSTANCED compile failed.Dave Airlie2017-08-031-0/+1
* i965: Fix indentationMatt Turner2017-08-022-8/+8
* i965: Set lower_vote_trivial in vector_nir_options_gen6 too.Kenneth Graunke2017-07-211-0/+1
* i965/fs: Match destination type to size for ballotMatt Turner2017-07-202-2/+6
* nir: Reduce destination size of ballot intrinsic when possibleMatt Turner2017-07-201-0/+1
* i965/fs: Implement ARB_shader_ballot operationsMatt Turner2017-07-203-0/+48
* i965/fs: Do not move MOVs writing the flag outside of control flowMatt Turner2017-07-201-2/+4
* i965/fs: Handle explicit flag sources in flags_read()Francisco Jerez2017-07-201-4/+5
* nir: Add system values from ARB_shader_ballotMatt Turner2017-07-202-3/+3
* i965/fs: Implement ARB_shader_group_vote operationsMatt Turner2017-07-201-0/+50
* i965/fs: Handle explicit flag destinations in flags_written()Francisco Jerez2017-07-201-4/+19
* i965/vec4: Lower ARB_shader_group_vote intrinsicsMatt Turner2017-07-201-0/+1
* nir: Add pass to optimize intrinsicsMatt Turner2017-07-201-0/+1
* i965: Use pushed UBO data in the scalar backend.Kenneth Graunke2017-07-133-1/+64
* i965: Factor out push locations.Kenneth Graunke2017-07-132-16/+25
* i965: Push UBO data, but don't use it just yet.Kenneth Graunke2017-07-132-1/+11
* i965: Select ranges of UBO data to be uploaded as push constants.Kenneth Graunke2017-07-133-0/+311
* i965: Switch to absolute addressing for constant buffer 0.Kenneth Graunke2017-07-131-0/+6
* intel/compiler: no need to check unsigned is >= 0Lionel Landwerlin2017-07-131-1/+1
* intel/compiler: don't check unsigned is >= 0Lionel Landwerlin2017-07-131-1/+1
* intel/compiler: remove check unsigned is >= 0Lionel Landwerlin2017-07-131-1/+1
* intel/compiler: Don't use opt_sampler_eot() optimization on gen10+Anuj Phogat2017-07-121-1/+1
* i965/i915: Add UYVY as the supported formatJohnson Lin2017-06-302-0/+2
* intel: compiler/i965: fix is_broxton checksLionel Landwerlin2017-06-203-4/+4
* i965/cnl: Make URB {VS, GS, HS, DS} sizes non multiple of 3Anuj Phogat2017-06-094-4/+33
* i965/cnl: Handle gen10 in switch cases across the driverAnuj Phogat2017-06-092-0/+3
* i965/cnl: Update few assertionsAnuj Phogat2017-06-091-1/+1
* tree-wide: remove trailing backslashEric Engestrom2017-06-071-1/+1
* i965: Change INTEL_DEBUG=vec4 to INTEL_SCALAR_VS for consistency.Kenneth Graunke2017-06-051-1/+1
* i965: Drop duplicate shadow variable.Kenneth Graunke2017-06-011-1/+0
* i965: Move SOL PSIZ hacks from draw time to link time.Kenneth Graunke2017-06-011-12/+1
* i965: Ignore INTEL_SCALAR_* debug variables on Gen10+.Kenneth Graunke2017-05-291-10/+16
* i965: Move clip program compilation to the compilerJason Ekstrand2017-05-268-0/+2340
* i965: Move SF compilation to the compilerJason Ekstrand2017-05-263-0/+931
* intel/compiler: Make brw_disasm take const assemblyJason Ekstrand2017-05-263-15/+15
* i965/vec4: load dvec3/4 uniforms first in the push constant bufferSamuel Iglesias Gonsálvez2017-05-181-27/+80
* i965/vec4: fix swizzle and writemask when loading an uniform with constant of...Samuel Iglesias Gonsálvez2017-05-181-4/+11
* i965/vec4/gs: restore the uniform values which was overwritten by failed vec4...Samuel Iglesias Gonsálvez2017-05-181-0/+26
* i965: Fix test_eu_validate.cppMatt Turner2017-05-161-1/+1
* i965: Add a weak no-op nir_print_instr() symbolMatt Turner2017-05-151-0/+2
* i965: Allow brw_eu_validate to handle compact instructionsMatt Turner2017-05-151-2/+15
* i965: Pass pointer and end of assembly to brw_validate_instructionsMatt Turner2017-05-155-11/+22
* i965/vec4: Delete the system value infastructureJason Ekstrand2017-05-0911-137/+5
* i965/vec4: Use NIR to do GS input remappingJason Ekstrand2017-05-099-101/+59
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-22 16:11:30 +0000