index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
intel
/
compiler
Commit message (
Expand
)
Author
Age
Files
Lines
...
*
intel/fs/bank_conflicts: Don't touch Gen7 MRF hack registers.
Francisco Jerez
2017-12-12
3
-7
/
+19
*
i965/fs: Handle !supports_pull_constants and push UBOs properly
Jason Ekstrand
2017-12-08
1
-1
/
+1
*
i965/fs: Rewrite assign_constant_locations
Jason Ekstrand
2017-12-08
1
-133
/
+185
*
intel/cfg: Represent divergent control flow paths caused by non-uniform loop ...
Francisco Jerez
2017-12-07
1
-6
/
+69
*
intel/fs: Don't let undefined values prevent copy propagation.
Francisco Jerez
2017-12-07
1
-3
/
+47
*
intel/fs: Restrict live intervals to the subset possibly reachable from any d...
Francisco Jerez
2017-12-07
2
-4
/
+42
*
intel/fs: Teach instruction scheduler about GRF bank conflict cycles.
Francisco Jerez
2017-12-07
3
-2
/
+23
*
intel/fs: Implement GRF bank conflict mitigation pass.
Francisco Jerez
2017-12-07
4
-0
/
+897
*
i965/fs: Use untyped_surface_read for 16-bit load_ssbo
Jose Maria Casanova Crespo
2017-12-06
1
-7
/
+20
*
i965/fs: Optimize 16-bit SSBO stores by packing two into a 32-bit reg
Jose Maria Casanova Crespo
2017-12-06
1
-15
/
+43
*
i965/fs: Enables 16-bit load_ubo with sampler
Jason Ekstrand
2017-12-06
1
-7
/
+14
*
i965/fs: Helpers for un/shuffle 16-bit pairs in 32-bit components
Jose Maria Casanova Crespo
2017-12-06
2
-0
/
+71
*
i965/fs: Use byte scattered read for 16-bit load_ssbo
Jose Maria Casanova Crespo
2017-12-06
1
-1
/
+13
*
i965/fs: Add byte scattered read message and fs support
Jose Maria Casanova Crespo
2017-12-06
9
-1
/
+94
*
i965/fs: Predicate byte scattered writes if needed
Alejandro Piñeiro
2017-12-06
1
-1
/
+14
*
i965/fs: Use byte_scattered_write on 16-bit store_ssbo
Alejandro Piñeiro
2017-12-06
1
-20
/
+45
*
i965/fs: Add byte scattered write message and fs support
Jose Maria Casanova Crespo
2017-12-06
9
-0
/
+118
*
i965/fs: Add remove_extra_rounding_modes optimization
Alejandro Piñeiro
2017-12-06
3
-0
/
+39
*
i965/fs: Enable rounding mode on f2f16 ops
Alejandro Piñeiro
2017-12-06
1
-0
/
+18
*
i965/fs: Define new shader opcode to set rounding modes
Alejandro Piñeiro
2017-12-06
5
-0
/
+62
*
i965: Add support for control register
Jose Maria Casanova Crespo
2017-12-06
1
-0
/
+6
*
i965/fs: Handle 32-bit to 16-bit conversions
Alejandro Piñeiro
2017-12-06
1
-0
/
+25
*
i965/fs: Remove BRW_REGISTER_TYPE_HF assert at get_exec_type
Alejandro Piñeiro
2017-12-06
1
-3
/
+0
*
i965: Support for 16-bit base types in helper functions
Jose Maria Casanova Crespo
2017-12-06
3
-0
/
+25
*
i965/vec4: Handle 16-bit types at type_size_xvec4
Alejandro Piñeiro
2017-12-06
1
-0
/
+3
*
intel/compiler: Implement WaClearTDRRegBeforeEOTForNonPS.
Rafael Antognolli
2017-12-01
2
-0
/
+19
*
i965/vec4: use a temp register to compute offsets for pull loads
Iago Toral Quiroga
2017-11-30
1
-1
/
+3
*
i965/vec4: fix splitting of interleaved attributes
Iago Toral Quiroga
2017-11-24
1
-1
/
+6
*
i965/fs: Check ADD/MAD with immediates in satprop unit test
Matt Turner
2017-11-21
1
-1
/
+125
*
i965/fs: Handle negating immediates on MADs when propagating saturates
Matt Turner
2017-11-21
1
-2
/
+8
*
intel: fix disasm_info memory leaks
Tapani Pälli
2017-11-21
2
-2
/
+2
*
i965: Stop including brw_cfg.h in brw_disasm_info.h
Jason Ekstrand
2017-11-17
1
-1
/
+5
*
i965: Correct disasm_info usage in eu_validate test
Andres Gomez
2017-11-18
1
-6
/
+6
*
i965: Rename intel_asm_annotation -> brw_disasm_info
Matt Turner
2017-11-17
5
-5
/
+5
*
i965: Rewrite disassembly annotation code
Matt Turner
2017-11-17
9
-150
/
+152
*
i965: Simplify annotation_insert_error()
Matt Turner
2017-11-17
1
-9
/
+6
*
i965: Move common code out of #ifdef
Matt Turner
2017-11-17
2
-9
/
+4
*
intel: Drop mtypes.h include from brw_compiler.h.
Kenneth Graunke
2017-11-15
1
-1
/
+0
*
i965: Use nir_lower_atomics_to_ssbos and delete ABO compiler code.
Kenneth Graunke
2017-11-15
5
-128
/
+0
*
Revert "intel/fs: Use a pure vertical stride for large register strides"
Matt Turner
2017-11-14
1
-13
/
+3
*
i965/fs: Fix extract_i8/u8 to a 64-bit destination
Matt Turner
2017-11-14
1
-2
/
+23
*
i965/fs: Split all 32->64-bit MOVs on CHV, BXT, GLK
Matt Turner
2017-11-14
1
-4
/
+4
*
intel/nir: Use the correct indirect lowering masks in link_shaders
Jason Ekstrand
2017-11-08
1
-6
/
+4
*
intel/nir: Break the linking code into a helper in brw_nir.c
Jason Ekstrand
2017-11-08
2
-0
/
+36
*
intel/nir: Add a helper for getting the NoIndirect mask
Jason Ekstrand
2017-11-08
1
-14
/
+19
*
intel/fs/nir: Return Q types from brw_reg_type_for_bit_size
Jason Ekstrand
2017-11-07
1
-2
/
+2
*
intel/fs/nir: Use Q immediates for load_const on gen8+
Jason Ekstrand
2017-11-07
1
-3
/
+11
*
intel/fs/nir: Setup immediates based on type in i2b and f2b
Jason Ekstrand
2017-11-07
1
-1
/
+2
*
intel/reg: Add helpers for 64-bit integer immediates
Jason Ekstrand
2017-11-07
1
-0
/
+18
*
nir,intel/compiler: Use a fixed subgroup size
Jason Ekstrand
2017-11-07
2
-4
/
+2
[prev]
[next]