index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
intel
/
compiler
/
brw_vec4_generator.cpp
Commit message (
Expand
)
Author
Age
Files
Lines
*
intel/eu: Use descriptor constructors for dataport write messages.
Francisco Jerez
2018-07-09
1
-12
/
+10
*
intel/eu: Use descriptor constructors for dataport read messages.
Francisco Jerez
2018-07-09
1
-17
/
+16
*
intel/eu: Use descriptor constructors for sampler messages.
Francisco Jerez
2018-07-09
1
-32
/
+27
*
intel/eu: Provide desc immediate argument up front to brw_send_indirect_messa...
Francisco Jerez
2018-07-09
1
-2
/
+2
*
intel/eu: Use brw_set_desc() along with a helper to set common descriptor con...
Francisco Jerez
2018-07-09
1
-9
/
+8
*
i965: Add ARB_fragment_shader_interlock support.
Plamena Manolova
2018-06-01
1
-1
/
+1
*
intel/compiler: Silence unused parameter warnings in generate_foo methods
Ian Romanick
2018-04-24
1
-4
/
+4
*
intel: Drop program size pointer from vec4/fs assembly getters.
Kenneth Graunke
2018-03-02
1
-3
/
+2
*
intel/eu: Plumb header present bit to codegen helpers for HDC messages.
Francisco Jerez
2018-03-02
1
-5
/
+6
*
intel/ir: Allow representing additional flag subregisters in the IR.
Francisco Jerez
2018-03-02
1
-1
/
+1
*
i965: Combine {VS,FS}_OPCODE_GET_BUFFER_SIZE opcodes.
Kenneth Graunke
2017-12-30
1
-5
/
+4
*
intel: fix disasm_info memory leaks
Tapani Pälli
2017-11-21
1
-1
/
+1
*
i965: Rewrite disassembly annotation code
Matt Turner
2017-11-17
1
-9
/
+9
*
i965: Move common code out of #ifdef
Matt Turner
2017-11-17
1
-4
/
+2
*
nir: Get rid of nir_shader::stage
Jason Ekstrand
2017-10-20
1
-5
/
+5
*
i965: Normalize types for FBL, FBH, etc
Matt Turner
2017-09-30
1
-7
/
+5
*
i965: Pass pointer and end of assembly to brw_validate_instructions
Matt Turner
2017-05-15
1
-2
/
+6
*
nir: Embed the shader_info in the nir_shader again
Jason Ekstrand
2017-05-09
1
-2
/
+2
*
i965/vec4: don't modify regioning parameters to the sources of DF align1 inst...
Samuel Iglesias Gonsálvez
2017-05-03
1
-8
/
+1
*
i965/vec4: Fix exec size for MOVs {SET,PICK}_{HIGH,LOW}_32BIT.
Matt Turner
2017-04-14
1
-4
/
+12
*
i965/vec4: fix assert to detect SIMD lowered DF instructions in IVB
Francisco Jerez
2017-04-14
1
-5
/
+1
*
i965/vec4: split VEC4_OPCODE_FROM_DOUBLE into one opcode per destination's type
Samuel Iglesias Gonsálvez
2017-04-14
1
-2
/
+21
*
i965/vec4: split d2x conversion and data gathering from one opcode to two exp...
Samuel Iglesias Gonsálvez
2017-04-14
1
-8
/
+0
*
i965/vec4: fix VEC4_OPCODE_FROM_DOUBLE for IVB/BYT
Juan A. Suarez Romero
2017-04-14
1
-7
/
+19
*
i965/vec4: split DF instructions and later double its execsize in IVB/BYT
Samuel Iglesias Gonsálvez
2017-04-14
1
-1
/
+10
*
i965: Use source region <1,2,0> when converting to DF.
Matt Turner
2017-04-14
1
-12
/
+1
*
i965: Move the back-end compiler to src/intel/compiler
Jason Ekstrand
2017-03-13
1
-0
/
+2217