index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
intel
/
compiler
/
brw_shader.cpp
Commit message (
Expand
)
Author
Age
Files
Lines
*
anv: Implement VK_KHR_shader_atomic_int64
Jason Ekstrand
2019-04-19
1
-0
/
+3
*
intel/compiler: implement is_zero, is_one, is_negative_one for 8-bit/16-bit
Iago Toral Quiroga
2019-04-18
1
-0
/
+26
*
intel/nir: Take a nir_tex_instr and src index in brw_texture_offset
Jason Ekstrand
2019-04-14
1
-8
/
+16
*
intel/common: move gen_debug to intel/dev
Mark Janes
2019-04-10
1
-1
/
+1
*
intel/compiler: handle GLSL_TYPE_INTERFACE as GLSL_TYPE_STRUCT
Caio Marcelo de Oliveira Filho
2019-03-23
1
-1
/
+1
*
intel/compiler: Re-prefix non-logical surface opcodes with VEC4
Jason Ekstrand
2019-02-28
1
-6
/
+6
*
intel/compiler: Drop unused surface opcodes
Jason Ekstrand
2019-02-28
1
-18
/
+0
*
intel/fs: Get rid of the IMAGE_SIZE opcode
Jason Ekstrand
2019-02-28
1
-2
/
+0
*
intel/fs: Implement nir_intrinsic_global_atomic_*
Jason Ekstrand
2019-02-01
1
-0
/
+6
*
intel/fs: Implement load/store_global with A64 untyped messages
Jason Ekstrand
2019-02-01
1
-0
/
+12
*
intel/fs: Use SHADER_OPCODE_SEND for varying UBO pulls on gen7+
Jason Ekstrand
2019-01-29
1
-2
/
+0
*
intel/fs: Use a logical opcode for IMAGE_SIZE
Jason Ekstrand
2019-01-29
1
-0
/
+2
*
intel/fs: Add a generic SEND opcode
Jason Ekstrand
2019-01-29
1
-0
/
+9
*
intel/fs: Remove FS_OPCODE_UNPACK_HALF_2x16_SPLIT opcodes.
Francisco Jerez
2019-01-09
1
-4
/
+0
*
i965: Do NIR shader cloning in the caller.
Kenneth Graunke
2018-11-20
1
-2
/
+1
*
intel: Use TXS for image_size when we have a typed surface
Jason Ekstrand
2018-08-29
1
-0
/
+3
*
intel/compiler: Implement untyped atomic float min, max, and compare-swap dat...
Ian Romanick
2018-08-22
1
-0
/
+6
*
intel/compiler: Silence unused parameter warnings brw_nir.c
Ian Romanick
2018-07-02
1
-1
/
+1
*
intel/fs: Get rid of MOV_DISPATCH_TO_FLAGS
Jason Ekstrand
2018-06-28
1
-2
/
+0
*
intel/fs: Emit LINE+MAC for LINTERP with unaligned coordinates
Jason Ekstrand
2018-06-28
1
-1
/
+2
*
intel/fs: Mark LINTERP opcode as writing accumulator on platforms without PLN
Jason Ekstrand
2018-06-28
1
-1
/
+2
*
intel/fs: Remove program key argument from generator.
Francisco Jerez
2018-06-28
1
-1
/
+1
*
intel/fs: FS_OPCODE_REP_FB_WRITE has side effects
Jason Ekstrand
2018-06-28
1
-0
/
+1
*
i965: Add ARB_fragment_shader_interlock support.
Plamena Manolova
2018-06-01
1
-0
/
+4
*
intel/fs: Replace the CINTERP opcode with a simple MOV
Francisco Jerez
2018-05-29
1
-5
/
+1
*
intel/compiler: support negate and abs of half float immediates
Jose Maria Casanova Crespo
2018-05-03
1
-2
/
+4
*
intel/compiler: fix 16-bit int brw_negate_immediate and brw_abs_immediate
Jose Maria Casanova Crespo
2018-05-03
1
-4
/
+8
*
i965: Add negative_equals methods
Ian Romanick
2018-03-26
1
-0
/
+6
*
compiler: int8/uint8 support
Karol Herbst
2018-03-14
1
-0
/
+4
*
intel/fs: Add support for subgroup quad operations
Jason Ekstrand
2018-03-07
1
-0
/
+2
*
intel/fs: Add a couple of simple helper opcodes
Jason Ekstrand
2018-03-07
1
-0
/
+5
*
i965/fs: Add support for nir_intrinsic_shuffle
Jason Ekstrand
2018-03-07
1
-0
/
+2
*
intel: Drop program size pointer from vec4/fs assembly getters.
Kenneth Graunke
2018-03-02
1
-3
/
+2
*
intel/compiler: Add Gen11+ native float type
Matt Turner
2018-02-28
1
-0
/
+6
*
i965: Combine {VS,FS}_OPCODE_GET_BUFFER_SIZE opcodes.
Kenneth Graunke
2017-12-30
1
-6
/
+3
*
i965/fs: Add byte scattered read message and fs support
Jose Maria Casanova Crespo
2017-12-06
1
-0
/
+6
*
i965/fs: Add byte scattered write message and fs support
Jose Maria Casanova Crespo
2017-12-06
1
-0
/
+7
*
i965/fs: Define new shader opcode to set rounding modes
Alejandro Piñeiro
2017-12-06
1
-0
/
+4
*
i965: Support for 16-bit base types in helper functions
Jose Maria Casanova Crespo
2017-12-06
1
-0
/
+6
*
i965: Use nir_lower_atomics_to_ssbos and delete ABO compiler code.
Kenneth Graunke
2017-11-15
1
-32
/
+0
*
intel/compiler: Move the destructor from vec4_visitor to backend_shader
Jason Ekstrand
2017-11-07
1
-0
/
+4
*
intel/compiler: Add some restrictions to MOV_INDIRECT and BROADCAST
Jason Ekstrand
2017-11-07
1
-0
/
+2
*
intel/compiler: Remove final_program_size from brw_compile_*
Jordan Justen
2017-10-31
1
-4
/
+2
*
intel/compiler: add new field for storing program size
Carl Worth
2017-10-31
1
-4
/
+8
*
glsl: Remove ir_binop_greater and ir_binop_lequal expressions
Ian Romanick
2017-10-30
1
-4
/
+0
*
nir: Get rid of nir_shader::stage
Jason Ekstrand
2017-10-20
1
-1
/
+1
*
i965: Move fs_inst::has_side_effects()'s eot check to the parent class.
Kenneth Graunke
2017-10-19
1
-1
/
+1
*
i965/cnl: Make URB {VS, GS, HS, DS} sizes non multiple of 3
Anuj Phogat
2017-06-09
1
-0
/
+8
*
nir: Embed the shader_info in the nir_shader again
Jason Ekstrand
2017-05-09
1
-14
/
+14
*
i965/vec4: split VEC4_OPCODE_FROM_DOUBLE into one opcode per destination's type
Samuel Iglesias Gonsálvez
2017-04-14
1
-2
/
+6
[next]