index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
intel
/
compiler
/
brw_shader.cpp
Commit message (
Expand
)
Author
Age
Files
Lines
*
intel/fs: Add a couple of simple helper opcodes
Jason Ekstrand
2018-03-07
1
-0
/
+5
*
i965/fs: Add support for nir_intrinsic_shuffle
Jason Ekstrand
2018-03-07
1
-0
/
+2
*
intel: Drop program size pointer from vec4/fs assembly getters.
Kenneth Graunke
2018-03-02
1
-3
/
+2
*
intel/compiler: Add Gen11+ native float type
Matt Turner
2018-02-28
1
-0
/
+6
*
i965: Combine {VS,FS}_OPCODE_GET_BUFFER_SIZE opcodes.
Kenneth Graunke
2017-12-30
1
-6
/
+3
*
i965/fs: Add byte scattered read message and fs support
Jose Maria Casanova Crespo
2017-12-06
1
-0
/
+6
*
i965/fs: Add byte scattered write message and fs support
Jose Maria Casanova Crespo
2017-12-06
1
-0
/
+7
*
i965/fs: Define new shader opcode to set rounding modes
Alejandro Piñeiro
2017-12-06
1
-0
/
+4
*
i965: Support for 16-bit base types in helper functions
Jose Maria Casanova Crespo
2017-12-06
1
-0
/
+6
*
i965: Use nir_lower_atomics_to_ssbos and delete ABO compiler code.
Kenneth Graunke
2017-11-15
1
-32
/
+0
*
intel/compiler: Move the destructor from vec4_visitor to backend_shader
Jason Ekstrand
2017-11-07
1
-0
/
+4
*
intel/compiler: Add some restrictions to MOV_INDIRECT and BROADCAST
Jason Ekstrand
2017-11-07
1
-0
/
+2
*
intel/compiler: Remove final_program_size from brw_compile_*
Jordan Justen
2017-10-31
1
-4
/
+2
*
intel/compiler: add new field for storing program size
Carl Worth
2017-10-31
1
-4
/
+8
*
glsl: Remove ir_binop_greater and ir_binop_lequal expressions
Ian Romanick
2017-10-30
1
-4
/
+0
*
nir: Get rid of nir_shader::stage
Jason Ekstrand
2017-10-20
1
-1
/
+1
*
i965: Move fs_inst::has_side_effects()'s eot check to the parent class.
Kenneth Graunke
2017-10-19
1
-1
/
+1
*
i965/cnl: Make URB {VS, GS, HS, DS} sizes non multiple of 3
Anuj Phogat
2017-06-09
1
-0
/
+8
*
nir: Embed the shader_info in the nir_shader again
Jason Ekstrand
2017-05-09
1
-14
/
+14
*
i965/vec4: split VEC4_OPCODE_FROM_DOUBLE into one opcode per destination's type
Samuel Iglesias Gonsálvez
2017-04-14
1
-2
/
+6
*
i965: expose BRW_OPCODE_[F32TO16/F16TO32] name on gen8+
Alejandro Piñeiro
2017-03-29
1
-0
/
+9
*
i965: Move the back-end compiler to src/intel/compiler
Jason Ekstrand
2017-03-13
1
-0
/
+1273