summaryrefslogtreecommitdiffstats
path: root/src/intel/compiler/brw_nir.c
Commit message (Expand)AuthorAgeFilesLines
* intel/nir: Call nir_lower_io_to_scalar_earlyJason Ekstrand2018-08-011-5/+12
* intel/nir: Split IO arrays into elementsJason Ekstrand2018-08-011-0/+4
* intel/nir: Use the correct scalar stage for consumers when linkingJason Ekstrand2018-08-011-1/+1
* i965: Support for 8-bit base types in helper functionsJose Maria Casanova Crespo2018-07-101-0/+4
* intel/compiler: More DCE after loweringIan Romanick2018-07-051-0/+2
* intel/compiler: Silence unused parameter warnings brw_nir.cIan Romanick2018-07-021-3/+2
* anv,intel: Enable nir_opt_large_constants for VulkanJason Ekstrand2018-07-021-0/+7
* nir: Rework lower_locals_to_regs to use deref instructionsJason Ekstrand2018-06-221-2/+0
* intel,ir3: Re-enable nir_opt_copy_prop_varsJason Ekstrand2018-06-221-1/+1
* intel/nir: Only lower load/store derefsJason Ekstrand2018-06-221-1/+1
* intel/fs: Use image_deref intrinsics instead of image_varJason Ekstrand2018-06-221-1/+1
* i965: Move nir_lower_deref_instrs to right before locals_to_regsJason Ekstrand2018-06-221-0/+2
* intel,ir3: Disable nir_opt_copy_prop_varsJason Ekstrand2018-06-221-1/+1
* compiler/lower_64bit_packing: rename the pass to be more genericIago Toral Quiroga2018-05-031-1/+1
* intel/compiler: lower some 16-bit integer operations to 32-bitIago Toral Quiroga2018-05-031-0/+21
* intel: activate the gl_BaseVertex loweringAntia Puentes2018-05-021-4/+1
* intel: emit is_indexed_draw in the same VE than gl_DrawIDAntia Puentes2018-05-021-3/+8
* intel: Handle firstvertex in an identical way to BaseVertexAntia Puentes2018-04-191-0/+3
* anv: Add support for SPIR-V 1.3 subgroup operationsJason Ekstrand2018-03-071-2/+1
* i965/fs: Add support for nir_intrinsic_shuffleJason Ekstrand2018-03-071-0/+1
* i965: remove unused brw_nir_lower_cs_shared()Timothy Arceri2018-02-071-8/+0
* i965/nir: do int64 lowering before optimizationIago Toral Quiroga2018-02-061-4/+12
* i965: Drop support for the legacy SNORM -> Float equation.Kenneth Graunke2018-01-021-3/+1
* i965: Support for 16-bit base types in helper functionsJose Maria Casanova Crespo2017-12-061-0/+15
* intel/nir: Use the correct indirect lowering masks in link_shadersJason Ekstrand2017-11-081-6/+4
* intel/nir: Break the linking code into a helper in brw_nir.cJason Ekstrand2017-11-081-0/+32
* intel/nir: Add a helper for getting the NoIndirect maskJason Ekstrand2017-11-081-14/+19
* nir,intel/compiler: Use a fixed subgroup sizeJason Ekstrand2017-11-071-0/+2
* nir/lower_subgroups: Lower ballot intrinsics to the specified bit sizeJason Ekstrand2017-11-071-0/+1
* nir: Add a new subgroups lowering passJason Ekstrand2017-11-071-1/+7
* intel/compiler: Call nir_lower_system_values in brw_preprocess_nirJason Ekstrand2017-10-251-0/+2
* nir: Get rid of nir_shader::stageJason Ekstrand2017-10-201-12/+12
* i965/nir: export nir_optimizeTimothy Arceri2017-09-261-7/+7
* i965/fs: Implement ARB_shader_ballot operationsMatt Turner2017-07-201-0/+1
* nir: Add pass to optimize intrinsicsMatt Turner2017-07-201-0/+1
* i965/i915: Add UYVY as the supported formatJohnson Lin2017-06-301-0/+1
* i965/vec4: Use NIR to do GS input remappingJason Ekstrand2017-05-091-4/+1
* i965/fs: Move remapping of gl_PointSize to the NIR levelJason Ekstrand2017-05-091-3/+18
* i965/nir: Inline remap_inputs_with_vue_mapJason Ekstrand2017-05-091-27/+22
* i965/vec4: Use NIR remapping for VS attributesJason Ekstrand2017-05-091-6/+1
* i965/fs: Lower gl_VertexID and friends to inputs at the NIR levelJason Ekstrand2017-05-091-2/+73
* i965: Move multiply by 4 for VS ATTR setup into the scalar backend.Jason Ekstrand2017-05-091-1/+1
* i965/nir: Inline remap_vs_attrsJason Ekstrand2017-05-091-30/+26
* nir: Embed the shader_info in the nir_shader againJason Ekstrand2017-05-091-4/+4
* nir/i965: add before ffma algebraic optsTimothy Arceri2017-04-241-0/+6
* i965: Replace OPT_V() with OPT().Matt Turner2017-03-231-23/+19
* i965: Move the back-end compiler to src/intel/compilerJason Ekstrand2017-03-131-0/+764
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-17 22:55:02 +0000