index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
intel
/
compiler
/
brw_inst.h
Commit message (
Expand
)
Author
Age
Files
Lines
*
i965: Add align1 ternary instruction-word support
Matt Turner
2017-10-20
1
-0
/
+108
*
i965: Add align1 ternary instruction support to conversion functions
Matt Turner
2017-10-20
1
-2
/
+2
*
i965: Add functions to abstract access to 3src register types
Matt Turner
2017-10-20
1
-0
/
+21
*
i965: Rename brw_inst's functions that access the 3src register type
Matt Turner
2017-10-20
1
-2
/
+2
*
i965: Rename brw_inst 3src functions in preparation for align1
Matt Turner
2017-10-20
1
-27
/
+27
*
i965: Optimize reading the destination type
Matt Turner
2017-08-21
1
-1
/
+3
*
i965: Add functions to abstract access to register types
Matt Turner
2017-08-21
1
-0
/
+28
*
i965: Rename brw_inst's functions that access the register type
Matt Turner
2017-08-21
1
-3
/
+3
*
i965: Add support for disassembling 64-bit integer immediates
Matt Turner
2017-08-21
1
-0
/
+7
*
tree-wide: remove trailing backslash
Eric Engestrom
2017-06-07
1
-1
/
+1
*
i965: Move the back-end compiler to src/intel/compiler
Jason Ekstrand
2017-03-13
1
-0
/
+866