summaryrefslogtreecommitdiffstats
path: root/src/intel/compiler/brw_fs_nir.cpp
Commit message (Expand)AuthorAgeFilesLines
* intel/fs: Bail in optimize_extract_to_float if we have modifiersJason Ekstrand2019-02-141-0/+9
* intel: Use the NIR lowering for isign.Eric Anholt2019-02-141-19/+0
* intel/fs: Use enumerated array assignments in fb read TXF setupJason Ekstrand2019-02-111-5/+9
* intel/fs: Implement nir_intrinsic_global_atomic_*Jason Ekstrand2019-02-011-0/+94
* intel/fs: Implement load/store_global with A64 untyped messagesJason Ekstrand2019-02-011-0/+58
* intel/fs: Fix memory corruption when compiling a CSOscar Blumberg2019-02-011-1/+2
* intel/fs: Use a logical opcode for IMAGE_SIZEJason Ekstrand2019-01-291-6/+8
* i965: Drop mark_surface_used mechanism.Kenneth Graunke2019-01-131-32/+0
* intel/compiler: Prevent warnings in the following patchMatt Turner2019-01-091-2/+2
* intel/fs: Remove FS_OPCODE_UNPACK_HALF_2x16_SPLIT opcodes.Francisco Jerez2019-01-091-2/+4
* intel/fs: Remove nasty open-coded CHV/BXT 64-bit workarounds.Francisco Jerez2019-01-091-80/+9
* nir: Rename Boolean-related opcodes to include 32 in the nameJason Ekstrand2018-12-161-33/+33
* i965/fs: Implement nir_op_uadd_satIan Romanick2018-12-131-0/+5
* intel/fs: Support min_lod parameters on texture instructionsJason Ekstrand2018-12-111-1/+5
* nir: Make boolean conversions sized just like the othersJason Ekstrand2018-12-051-7/+12
* mesa: Revert INTEL_fragment_shader_ordering supportMatt Turner2018-12-031-1/+0
* intel/fs,vec4: Fix a compiler warningJason Ekstrand2018-11-191-2/+2
* intel/compiler: Lower SSBO and shared loads/stores in NIRJason Ekstrand2018-11-151-293/+88
* intel/fs: Add an assert to optimize_frontfacing_ternaryJason Ekstrand2018-11-081-0/+3
* intel/fs: Use the new nir_src_is_const and friendsJason Ekstrand2018-11-081-110/+87
* intel/fs,vec4: Clean up a repeated pattern with SSBOsJason Ekstrand2018-11-081-87/+36
* intel/compiler: Stop assuming the entrypoint is called "main"Jason Ekstrand2018-10-301-13/+4
* intel/fs: Fix nir_op_b2[fi] with 64-bit result on Gen8 LP and Gen9 LPJason Ekstrand2018-10-111-5/+5
* intel/compiler: Don't handle fsign.satIan Romanick2018-10-091-13/+1
* Replace uses of _mesa_bitcount with util_bitcountDylan Baker2018-09-071-1/+2
* intel/compiler: remove unused get_image_base_type()Eric Engestrom2018-09-061-19/+0
* i965/fs: include multisamplers on image_intrinsic_coord_componentsAlejandro Piñeiro2018-09-051-0/+2
* intel: Use TXS for image_size when we have a typed surfaceJason Ekstrand2018-08-291-0/+35
* anv,i965: Lower away image derefs in the driverJason Ekstrand2018-08-291-111/+70
* intel/compiler: Do image load/store lowering to NIRJason Ekstrand2018-08-291-70/+56
* i965/fs: Emit BRW_AOP_INC or BRW_AOP_DEC for imageAtomicAdd of +1 or -1Ian Romanick2018-08-281-3/+9
* i965/fs: Refactor image atomics to be a bit more like other atomicsIan Romanick2018-08-281-40/+44
* i965/fs: Emit BRW_AOP_INC or BRW_AOP_DEC for atomicAdd of +1 or -1Ian Romanick2018-08-281-4/+23
* i965: Add INTEL_fragment_shader_ordering support.Kevin Rogovin2018-08-281-0/+1
* intel/compiler: Implement untyped atomic float min, max, and compare-swap dat...Ian Romanick2018-08-221-0/+103
* intel/compiler: Silence unused parameter warningsIan Romanick2018-08-221-1/+1
* intel/compiler: implement 8-bit constant loadIago Toral Quiroga2018-08-011-0/+5
* intel/compiler: add setup_imm_(u)b helpersIago Toral Quiroga2018-08-011-0/+16
* intel/compiler: Delete dead VS intrinsic handling.Kenneth Graunke2018-07-261-12/+4
* nir: rename f2f16_undef to f2f16Karol Herbst2018-07-241-1/+1
* intel/compiler: emit actual barriers for working-group level barriersIago Toral Quiroga2018-07-101-23/+2
* i965/fs: Enable store_ssbo for 8-bit types.Jose Maria Casanova Crespo2018-07-101-7/+8
* i965/fs: Enable conversions to 8-bit integersJose Maria Casanova Crespo2018-07-101-0/+2
* i965: Support for 8-bit base types in helper functionsJose Maria Casanova Crespo2018-07-101-1/+10
* i965/fs: Properly handle sign(-abs(x))Ian Romanick2018-07-061-3/+12
* i965: Fix output register sizes when variable ranges are interleavedNeil Roberts2018-07-041-7/+18
* intel/fs: Fix nir_intrinsic_load_helper_invocation for SIMD32.Francisco Jerez2018-06-281-5/+9
* intel/fs: Rework INTERPOLATE_AT_PER_SLOT_OFFSETFrancisco Jerez2018-06-281-15/+2
* intel/fs: Disable SIMD32 dispatch for fragment shaders with discard.Francisco Jerez2018-06-281-0/+2
* intel/fs: Disable SIMD32 dispatch on Gen4-6 with control flowFrancisco Jerez2018-06-281-0/+8
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-17 19:18:59 +0000