| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | intel/fs: Remove nasty open-coded CHV/BXT 64-bit workarounds. | Francisco Jerez | 2019-01-09 | 1 | -65/+3 |
| * | intel/fs: Prevent emission of IR instructions not aligned to their own execut... | Francisco Jerez | 2018-11-09 | 1 | -3/+17 |
| * | intel/fs: Fix a typo in need_matching_subreg_offset | Jason Ekstrand | 2018-10-02 | 1 | -1/+1 |
| * | intel/fs: Fix fs_builder::sample_mask_reg() for 32-wide FS dispatch. | Francisco Jerez | 2018-06-28 | 1 | -3/+3 |
| * | i965/fs: Add infrastructure for generating CSEL instructions. | Kenneth Graunke | 2018-03-08 | 1 | -1/+21 |
| * | intel/fs: Add a helper for emitting scan operations | Jason Ekstrand | 2018-03-07 | 1 | -0/+141 |
| * | intel/ir: Allow arbitrary scratch flag registers for SHADER_OPCODE_FIND_LIVE_... | Francisco Jerez | 2018-03-02 | 1 | -1/+1 |
| * | intel/compiler: Lower flrp32 on Gen11+ | Matt Turner | 2018-02-28 | 1 | -1/+1 |
| * | i965: Move the back-end compiler to src/intel/compiler | Jason Ekstrand | 2017-03-13 | 1 | -0/+662 |
 |
index : mesa.git | |
| Unnamed repository; edit this file 'description' to name the repository. |
| summaryrefslogtreecommitdiffstats |