index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
intel
/
compiler
/
brw_eu.h
Commit message (
Expand
)
Author
Age
Files
Lines
*
intel/eu: Switch to a logical state stack
Jason Ekstrand
2018-06-04
1
-2
/
+32
*
intel/eu: Add some brw_get_default_ helpers
Jason Ekstrand
2018-06-04
1
-0
/
+3
*
i965: Add ARB_fragment_shader_interlock support.
Plamena Manolova
2018-06-01
1
-1
/
+2
*
intel/eu: Remove brw_codegen::compressed_stack.
Francisco Jerez
2018-05-29
1
-1
/
+0
*
mesa: include mtypes.h less
Marek Olšák
2018-04-12
1
-0
/
+1
*
i965/fs: Add infrastructure for generating CSEL instructions.
Kenneth Graunke
2018-03-08
1
-0
/
+1
*
intel/eu: Plumb header present bit to codegen helpers for HDC messages.
Francisco Jerez
2018-03-02
1
-6
/
+12
*
i965/fs: Add byte scattered read message and fs support
Jose Maria Casanova Crespo
2017-12-06
1
-0
/
+8
*
i965/fs: Add byte scattered write message and fs support
Jose Maria Casanova Crespo
2017-12-06
1
-0
/
+7
*
i965/fs: Define new shader opcode to set rounding modes
Alejandro Piñeiro
2017-12-06
1
-0
/
+4
*
i965: Rename intel_asm_annotation -> brw_disasm_info
Matt Turner
2017-11-17
1
-1
/
+1
*
i965: Rewrite disassembly annotation code
Matt Turner
2017-11-17
1
-2
/
+2
*
intel/eu: Make automatic exec sizes a configurable option
Jason Ekstrand
2017-11-07
1
-0
/
+10
*
intel/compiler: brw_validate_instructions to take const void* instead of void*
Kevin Rogovin
2017-10-26
1
-1
/
+1
*
i965: Mark src inst pointer const in compaction code
Matt Turner
2017-08-21
1
-1
/
+1
*
intel/compiler: Make brw_disasm take const assembly
Jason Ekstrand
2017-05-26
1
-3
/
+3
*
i965: Pass pointer and end of assembly to brw_validate_instructions
Matt Turner
2017-05-15
1
-1
/
+2
*
i965: Move the back-end compiler to src/intel/compiler
Jason Ekstrand
2017-03-13
1
-0
/
+612