Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | radeon/llvm: Cleanup AMDIL.h | Tom Stellard | 2012-07-30 | 4 | -91/+26 |
| | |||||
* | radeon/llvm: Rename all AMDIL* classes to AMDGPU* | Tom Stellard | 2012-07-30 | 30 | -496/+496 |
| | |||||
* | radeon/llvm: Merge AMDILSubtarget into AMDGPUSubtarget | Tom Stellard | 2012-07-30 | 25 | -324/+156 |
| | |||||
* | radeon/llvm: Merge AMDILTargetLowering class into AMDGPUTargetLowering | Tom Stellard | 2012-07-30 | 11 | -241/+144 |
| | |||||
* | radeon/llvm: Remove IL_cmp DAG node | Tom Stellard | 2012-07-30 | 4 | -502/+2 |
| | |||||
* | radeon/llvm: Cleanup and reorganize AMDIL .td files | Tom Stellard | 2012-07-30 | 13 | -2303/+335 |
| | |||||
* | radeon/llvm: Remove lowering code for unsupported features | Tom Stellard | 2012-07-30 | 8 | -805/+50 |
| | | | | e.g. function calls, load/store from stack | ||||
* | radeon/llvm: Remove AMDILVersion.td | Tom Stellard | 2012-07-30 | 2 | -59/+0 |
| | |||||
* | radeon/llvm: Remove AMDILAlgorithms.tpp | Tom Stellard | 2012-07-30 | 2 | -94/+19 |
| | |||||
* | radeon/llvm: Merge AMDILInstrInfo.cpp into AMDGPUInstrInfo.cpp | Tom Stellard | 2012-07-30 | 12 | -693/+512 |
| | |||||
* | radeon/llvm: Merge AMDILRegisterInfo into AMDGPURegisterInfo | Tom Stellard | 2012-07-30 | 12 | -283/+69 |
| | |||||
* | radeon/llvm: Change the tablegen target from AMDIL to AMDGPU | Tom Stellard | 2012-07-30 | 14 | -107/+119 |
| | |||||
* | radeonsi: fix db and stencil setup v2 | Christian König | 2012-07-30 | 3 | -67/+58 |
| | | | | | | | | v2: fix tiling for small pitches, that finally makes glxgears and readPixSanity work Signed-off-by: Christian König <[email protected]> Reviewed-by: Michel Dänzer <[email protected]> | ||||
* | radeonsi: fix stencil op mapping | Christian König | 2012-07-30 | 1 | -40/+34 |
| | | | | | Signed-off-by: Christian König <[email protected]> Reviewed-by: Michel Dänzer <[email protected]> | ||||
* | radeonsi: fix assertion in si_bind_vs_sampler | Christian König | 2012-07-30 | 1 | -1/+1 |
| | | | | | Signed-off-by: Christian König <[email protected]> Reviewed-by: Michel Dänzer <[email protected]> | ||||
* | radeonsi: fix shader binding | Christian König | 2012-07-30 | 1 | -2/+8 |
| | | | | | Signed-off-by: Christian König <[email protected]> Reviewed-by: Michel Dänzer <[email protected]> | ||||
* | radeonsi: fix dummy export in shaders v2 | Christian König | 2012-07-30 | 1 | -0/+19 |
| | | | | | | | v2: add assertion for vertex shader Signed-off-by: Christian König <[email protected]> Reviewed-by: Michel Dänzer <[email protected]> | ||||
* | radeonsi: fix vertex buffer and elements | Christian König | 2012-07-30 | 4 | -64/+74 |
| | | | | | | | | Let's just use the T# descriptors until we get a fetch shader. Signed-off-by: Christian König <[email protected]> Reviewed-by: Alex Deucher <[email protected]> Reviewed-by: Michel Dänzer <[email protected]> | ||||
* | radeonsi: fix shader size and handling | Christian König | 2012-07-30 | 1 | -13/+13 |
| | | | | | | | | We should always upload the shader here. Signed-off-by: Christian König <[email protected]> Reviewed-by: Alex Deucher <[email protected]> Reviewed-by: Michel Dänzer <[email protected]> | ||||
* | radeonsi: rename r600_resource to si_resource | Christian König | 2012-07-30 | 15 | -94/+140 |
| | | | | | | | | | Also split it into seperate header and add some helper functions. Signed-off-by: Christian König <[email protected]> Reviewed-by: Alex Deucher <[email protected]> Reviewed-by: Michel Dänzer <[email protected]> | ||||
* | gallium: specify resource_resolve destination via a pipe_surface | Christoph Bumiller | 2012-07-28 | 5 | -49/+33 |
| | | | | | | | | | | | The format member of pipe_surface may differ from that of the pipe_resource, which is used to communicate, for instance, whether sRGB encode should be enabled in the resolve operation or not. Fixes resolve to sRGB surfaces in mesa/st when GL_FRAMEBUFFER_SRGB is disabled. Reviewed-by: Brian Paul <[email protected]> | ||||
* | nv50: fix depth/stencil multisample memory storage types | Christoph Bumiller | 2012-07-28 | 1 | -6/+6 |
| | | | | Leftover from libdrm_nouveau v2 interface change. | ||||
* | nv50: fix resource_resolve shader start offsets | Christoph Bumiller | 2012-07-28 | 1 | -2/+2 |
| | |||||
* | r600g: Emit dispatch state for compute directly to the cs | Tom Stellard | 2012-07-27 | 4 | -69/+60 |
| | | | | | | | We no longer rely on an evergreen_compute_resource for emitting dispatch state. Reviewed-by: Marek Olšák <[email protected]> | ||||
* | r600g: Initialize VGT_PRIMITIVE_TYPE in the start_cs_cmd atom | Tom Stellard | 2012-07-27 | 1 | -2/+5 |
| | | | | | | | The value of this register will always be DI_PT_POINTLIST for compute shaders. Reviewed-by: Marek Olšák <[email protected]> | ||||
* | r600g: Atomize compute shader state | Tom Stellard | 2012-07-27 | 4 | -86/+91 |
| | | | | Reviewed-by: Marek Olšák <[email protected]> | ||||
* | r600g: Add helper functions for emitting compute SET_CONTEXT packets | Tom Stellard | 2012-07-27 | 2 | -5/+18 |
| | | | | Reviewed-by: Marek Olšák <[email protected]> | ||||
* | radeon/llvm: Add instruction defs for branches on SI | Tom Stellard | 2012-07-27 | 3 | -17/+126 |
| | |||||
* | radeon/llvm: Fix VOPC and V_CNDMASK encoding | Tom Stellard | 2012-07-27 | 4 | -10/+13 |
| | |||||
* | radeon/llvm: Assert if we try to copy SCC reg | Tom Stellard | 2012-07-27 | 1 | -0/+6 |
| | |||||
* | radeon/llvm: Add SI DAG optimizations for setcc, select_cc | Tom Stellard | 2012-07-27 | 2 | -0/+54 |
| | | | | | These are needed for correctly lowering branch instructions in some cases. | ||||
* | radeon/llvm: Add support for encoding SI branch instructions | Tom Stellard | 2012-07-27 | 1 | -15/+35 |
| | |||||
* | radeon/llvm: Add special nodes for SALU operations on VCC | Tom Stellard | 2012-07-27 | 6 | -1/+89 |
| | | | | | | | The VCC register is tricky because the SALU views it as 64-bit, but the VALU views it as 1-bit. In order to deal with this we've added some special bitcast and binary operations to help convert from the 64-bit SALU view to the 1-bit VALU view and vice versa. | ||||
* | radeon/llvm: Add i1 registers for SI. | Tom Stellard | 2012-07-27 | 1 | -0/+2 |
| | |||||
* | radeon/llvm: Fix CCReg definitions on SI | Tom Stellard | 2012-07-27 | 2 | -3/+10 |
| | |||||
* | radeonsi: Enable PIPE_SHADER_CAP_INTEGERS | Tom Stellard | 2012-07-27 | 1 | -1/+2 |
| | |||||
* | radeonsi: Add support for loading integers from constant memory | Tom Stellard | 2012-07-27 | 1 | -1/+3 |
| | |||||
* | radeon/llvm: Add bitconvert patterns for SI | Tom Stellard | 2012-07-27 | 1 | -0/+6 |
| | |||||
* | radeon/llvm: Add custom lowering for SELECT_CC nodes on SI | Tom Stellard | 2012-07-27 | 2 | -0/+20 |
| | |||||
* | radeon/llvm: Move conditional pattern leafs to common tablegen file | Tom Stellard | 2012-07-27 | 2 | -41/+41 |
| | |||||
* | radeon/llvm: Implement getSetCCResultType for SI | Tom Stellard | 2012-07-27 | 2 | -0/+6 |
| | |||||
* | radeon/llvm: Custom lower BR_CC for SI | Tom Stellard | 2012-07-27 | 2 | -0/+41 |
| | |||||
* | radeon/llvm: Move lowering of BR_CC node to R600ISelLowering | Tom Stellard | 2012-07-27 | 4 | -31/+31 |
| | | | | | SI will handle BR_CC different from R600, so we need to move it out of the shared instruction selector. | ||||
* | radeon/llvm: Move lowering of SETCC node to R600ISelLowering | Tom Stellard | 2012-07-27 | 4 | -38/+29 |
| | | | | | SI will handle SETCC different from R600, so we need to move it out of the shared instruction selector. | ||||
* | radeon/llvm: Use correct node type when lowering SETCC | Tom Stellard | 2012-07-27 | 1 | -0/+1 |
| | |||||
* | radeon/llvm: Move LowerSELECT_CC into R600ISelLowering | Tom Stellard | 2012-07-27 | 4 | -111/+112 |
| | | | | | SI will handle SELECT_CC different from R600, so we need to move it out of the shared instruction selector. | ||||
* | automake: Remove OPT_FLAGS. | Eric Anholt | 2012-07-26 | 2 | -2/+0 |
| | | | | | | | | | | If you want to change your compiler arguments, just set CFLAGS/CXXFLAGS. Having Mesa have this separate variable is a great way to have your arguments not thoroughly propagated to all compiler invocations. Reviewed-by: Ian Romanick <[email protected]> Reviewed-by: Matt Turner <[email protected]> Reviewed-by: Kenneth Graunke <[email protected]> | ||||
* | automake: Remove ARCH_FLAGS. | Eric Anholt | 2012-07-26 | 2 | -2/+0 |
| | | | | | | | | | | In all current uses, it was appended to CFLAGS, which already had -m32. If you want to do some other flag supplied to compiler invocations, there's CFLAGS/CXXFLAGS. Reviewed-by: Ian Romanick <[email protected]> Reviewed-by: Matt Turner <[email protected]> Reviewed-by: Kenneth Graunke <[email protected]> | ||||
* | svga: initialize svga_compile_key to zeros to be safe | Brian Paul | 2012-07-26 | 1 | -0/+4 |
| | |||||
* | svga: fix invalid memory reference in needs_to_create_zero() | Brian Paul | 2012-07-26 | 1 | -5/+5 |
| | | | | | | | | | | | | | | The emit->key.fkey info is only valid if we're generating a fragment shader. We should not look at it if we're generating a vertex shader. When generating a vertex shader, the value of emit->key.fkey.num_textures was garbage and the loop over num_textures would read invalid data. At best this would cause us to emit an unused constant. At worse, we could segfault. Just by dumb luck, fkey.num_textures was usually a smallish integer. NOTE: This is a candidate for the 8.0 branch. Reviewed-by: José Fonseca <[email protected]> |