summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
...
* radeonsi/uvd: clean up si_video_buffer_createBenedikt Schemmer2017-09-301-30/+17
* radeonsi/uvd: fix planar formats broken since f70f6baaa3bb0f8b280ac2eaea69bbMarek Olšák2017-09-301-3/+8
* gallium: add new LOD opcodeRoland Scheidegger2017-09-305-5/+74
* st/va: add dst rect to avoid scale on deintLeo Liu2017-09-291-6/+6
* radeonsi: emit DLDEXP and DFRACEXP TGSI opcodesNicolai Hähnle2017-09-292-1/+26
* radeonsi: emit LDEXP opcodeNicolai Hähnle2017-09-292-1/+3
* gallium: add LDEXP TGSI instruction and corresponding capNicolai Hähnle2017-09-2920-3/+50
* tgsi: infer that dst[1] of DFRACEXP is an integerNicolai Hähnle2017-09-295-6/+9
* gallivm: add support for TGSI instructions with two outputsNicolai Hähnle2017-09-293-1/+31
* gallivm: add dst register index to lp_build_tgsi_context::emit_storeNicolai Hähnle2017-09-296-20/+27
* tgsi: clarify the semantics of DFRACEXPNicolai Hähnle2017-09-294-22/+20
* tgsi: fix the documentation of DLDEXPNicolai Hähnle2017-09-291-1/+1
* tgsi: infer that DLDEXP's second source has an integer typeNicolai Hähnle2017-09-294-7/+11
* r600: cleanup set_occlusion_query_stateNicolai Hähnle2017-09-293-14/+3
* r300: add missing case PIPE_SHADER_CAP_INT64_ATOMICSNicolai Hähnle2017-09-291-0/+1
* radeonsi: fix border color translation for integer texturesNicolai Hähnle2017-09-293-29/+60
* radeonsi: clamp border colors for upgraded depth texturesNicolai Hähnle2017-09-291-59/+60
* radeonsi: clamp depth comparison value only for fixed point formatsNicolai Hähnle2017-09-296-14/+53
* radeonsi/gfx9: fix geometry shaders without output verticesNicolai Hähnle2017-09-291-3/+5
* radeonsi: move descriptor logs to after corresponding draw/compute packetNicolai Hähnle2017-09-292-8/+6
* amd/common: remove ac_shader_abi::chip_classNicolai Hähnle2017-09-291-2/+0
* gallium/radeon: fix a commentNicolai Hähnle2017-09-291-1/+1
* svga: add missing PIPE_SHADER_CAP_INT64_ATOMICS switch casesBrian Paul2017-09-281-0/+2
* svga: trivial whitespace clean-ups in svga_screen.cBrian Paul2017-09-281-11/+13
* gallium/util: use new util_vasprintf() functionBrian Paul2017-09-281-1/+2
* svga: start advertising PIPE_CAP_QUADS_FOLLOW_PROVOKING_VERTEX_CONVENTIONNeha Bhende2017-09-281-1/+3
* etnaviv: optimize RS transfersLucas Stach2017-09-281-4/+25
* etnaviv: add resource subregion copyLucas Stach2017-09-282-0/+32
* etnaviv: support tile aligned RS blitsLucas Stach2017-09-281-8/+78
* st/va: use pipe transfer_map to map upload bufferLeo Liu2017-09-281-3/+9
* gallium/docs: add reference links for resource_create methodGwan-gyeong Mun2017-09-281-2/+2
* gallium/docs: fix a reference link for get_paramfGwan-gyeong Mun2017-09-281-1/+1
* broadcom/vc4: Fix release buildEric Anholt2017-09-271-1/+1
* vc4: Add labels to BOs for debug builds or with VC4_DEBUG=surf set.Eric Anholt2017-09-274-0/+41
* st/dri: don't expose modifiers in EGL if the driver doesn't implement themMarek Olšák2017-09-271-3/+5
* clover: Query and export int64 atomicsJan Vesely2017-09-273-2/+11
* gallium/radeon: consolidate PIPE_BIND_SHARED/SCANOUT handlingMarek Olšák2017-09-272-13/+4
* radeonsi: remove useless check in si_blit_decompress_color()Samuel Pitoiset2017-09-271-1/+3
* gallium/radeon: more use of vi_dcc_formats_are_incompatible()Samuel Pitoiset2017-09-271-2/+1
* swr: Remove unneeeded comparisonGeorge Kyriazis2017-09-261-2/+1
* swr: Handle resource across context changesGeorge Kyriazis2017-09-264-10/+70
* gallium: Weaken assertion about u_mm's align2 field.Eric Anholt2017-09-261-1/+4
* broadcom/vc4: Fix infinite retry in vc4_bo_alloc()Boris Brezillon2017-09-261-6/+4
* broadcom/vc4: Keep pipe_sampler_view->texture matching the original texture.Eric Anholt2017-09-266-39/+42
* svga: silence unused var warning in optimized build with MAYBE_UNUSEDBrian Paul2017-09-261-1/+1
* r600: fork and import gallium/radeonMarek Olšák2017-09-2665-977/+15239
* swr/rast: Handle instanceID offset / Instance Stride enableTim Rowley2017-09-251-7/+39
* swr/rast: Remove code supporting legacy llvm (<3.9)Tim Rowley2017-09-253-105/+15
* swr/rast: Fix allocation of DS output data for USE_SIMD16_FRONTENDTim Rowley2017-09-251-10/+6
* swr/rast: Slightly more efficient blend jitTim Rowley2017-09-251-20/+10
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-26 13:44:58 +0000