summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
* ilo: rename ILO_DEBUG=3dChia-I Wu2014-09-195-6/+6
* ilo: rename ilo_cp_flush()Chia-I Wu2014-09-1911-52/+52
* ilo: remove ilo_cp_empty()Chia-I Wu2014-09-193-22/+12
* ilo: simplify ilo_cp_set_owner()Chia-I Wu2014-09-195-129/+121
* vc4: Add support for stencil operations.Eric Anholt2014-09-188-2/+118
* vc4: Actually implement VC4_DEBUG=cl.Eric Anholt2014-09-184-0/+141
* draw: (trivial) remove duplicated linesRoland Scheidegger2014-09-181-12/+0
* vc4: Allow copy propagation of uniforms.Eric Anholt2014-09-171-1/+15
* vc4: Make sure thread end doesn't have a uniform read.Eric Anholt2014-09-171-0/+8
* vc4: Allow dead code elimination of instructions that read uniforms.Eric Anholt2014-09-171-2/+1
* vc4: Add support for reordering the uniform stream after optimization.Eric Anholt2014-09-174-0/+87
* vc4: Initialize the various qreg arrays when allocating them.Eric Anholt2014-09-171-0/+4
* vc4: Fix stray disable of the CSE pass.Eric Anholt2014-09-171-1/+0
* gallivm,tgsi: fix idiv by zero crashrconde2014-09-172-7/+25
* gallivm: add texture target information for sample opcodes to tgsi infoRoland Scheidegger2014-09-171-14/+43
* gallium: Define PIPE_FORMAT_xyzw8888_{SNORM, SRGB} aliasesRichard Sandiford2014-09-171-0/+24
* gallium: Add PIPE_FORMAT_x8B8G8R8_SNORM formatsRichard Sandiford2014-09-172-0/+6
* gallium: Define PIPE_FORMAT_{LA, AL, RG, GR}nn aliasesRichard Sandiford2014-09-171-0/+32
* gallium: Add PIPE_FORMAT_AnLn and PIPE_FORMAT_GnRn formatsRichard Sandiford2014-09-172-0/+19
* util: move shared rgtc code to util (v2)Dave Airlie2014-09-172-118/+46
* vc4: Claim ARB_fbo.Eric Anholt2014-09-161-1/+3
* vc4: Fix memory leaks in register allocation.Eric Anholt2014-09-161-0/+3
* vc4: Move register allocation to a separate file.Eric Anholt2014-09-164-100/+165
* vc4: Add support for computed depth writes.Eric Anholt2014-09-163-2/+26
* vc4: Restructure depth input/output in fragment shaders.Eric Anholt2014-09-164-12/+17
* freedreno: add a standalone ir3_compiler binary for building TGSIIlia Mirkin2014-09-162-0/+191
* freedreno: add default .dir-locals.el for emacs settingsIlia Mirkin2014-09-161-0/+8
* llvmpipe: fix rast debugging outputDave Airlie2014-09-161-0/+11
* util: Add big-endian layout for a number of formats.Richard Sandiford2014-09-162-35/+42
* llvmpipe: Fix PIPE_FORMAT_Z32_FLOAT_S8X24_UINT handling for big-endian.Richard Sandiford2014-09-161-1/+2
* gallivm: Fix uses of 2^24Richard Sandiford2014-09-161-4/+4
* gallivm: Add SNORM clamping to lp_build_{add, sub}Richard Sandiford2014-09-161-6/+28
* gallivm: attach DataLayout to module too, not just pass manager.Rafael Ávila de Espíndola2014-09-161-0/+7
* gallivm: handle SAMPLE opcode in aos samplingRoland Scheidegger2014-09-162-13/+50
* tgsi: accept offsets for sample opcodes too in the text parserRoland Scheidegger2014-09-161-3/+2
* tgsi: don't print texture target for sample opcodesRoland Scheidegger2014-09-161-2/+5
* vc4: Bump maximum ARB program temporaries to match Intel/AMD.Eric Anholt2014-09-151-1/+1
* vc4: Bump maximum uniforms count to match other drivers.Eric Anholt2014-09-151-1/+1
* vc4: Dynamically allocate the TGSI-to-qreg arrays.Eric Anholt2014-09-152-12/+44
* vc4: Fix memory leaks of struct qinst.Eric Anholt2014-09-154-3/+17
* vc4: Fix memory leaks of some vc4_compile contents.Eric Anholt2014-09-152-10/+11
* vc4: Reuse the util header instead of defining our own ARRAY_SIZE.Eric Anholt2014-09-151-2/+1
* ilo: clean up 3D/media functionsChia-I Wu2014-09-153-205/+188
* ilo: fix gen6_3DSTATE_MULTISAMPLE()Chia-I Wu2014-09-151-1/+1
* freedreno/a3xx: 3d/array texturesRob Clark2014-09-134-7/+102
* freedreno: update generated headersRob Clark2014-09-134-4/+22
* ilo: trust vertex element count moreChia-I Wu2014-09-141-3/+2
* ilo: simplify src operand gathering in disassemblerChia-I Wu2014-09-141-15/+5
* ilo: derive 3-src instructions from the opcode tableChia-I Wu2014-09-141-9/+2
* ilo: clean up 3DPRIMITIVE functionsChia-I Wu2014-09-135-25/+24
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-28 18:00:25 +0000