summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
* gallium: fix warnings in release buildGrazvydas Ignotas2016-04-257-7/+9
* nouveau: codegen: combineLd/St do not combine indirect loadsHans de Goede2016-04-251-0/+7
* freedreno/ir3: relax restriction in groupingRob Clark2016-04-241-3/+5
* freedreno/ir3: fix small memory leakRob Clark2016-04-241-0/+2
* freedreno/ir3: fix small RA bugRob Clark2016-04-241-1/+2
* freedreno/a4xx: better workaround for astc+srgbRob Clark2016-04-2410-22/+195
* Revert "freedreno/a4xx: lower srgb in shader for astc textures"Rob Clark2016-04-247-62/+6
* freedreno/a4xx: blend state no longer depends on fb stateRob Clark2016-04-241-4/+1
* Revert "st/dri: add 32-bit RGBX/RGBA formats"Marek Olšák2016-04-242-10/+0
* radeonsi: Implement ddx/ddy on VI using ds_bpermuteTom Stellard2016-04-221-12/+30
* radeonsi: Use llvm.amdgcn.mbcnt.* intrinsics instead of llvm.SI.tidTom Stellard2016-04-221-1/+16
* radeonsi: Set range metadata on calls to llvm.SI.tidTom Stellard2016-04-221-3/+26
* radeonsi: Create a helper function for computing the thread idTom Stellard2016-04-221-6/+11
* swr: [rasterizer memory] Constify load tilesTim Rowley2016-04-222-6/+8
* swr: [rasterizer core] CompleteDrawContext changes for gccTim Rowley2016-04-221-4/+11
* swr: [rasterizer] Small cleanupsTim Rowley2016-04-227-20/+29
* swr: [rasterizer scripts] Knob scripts tweaksTim Rowley2016-04-222-2/+27
* swr: [rasterizer] Interpolation utility functionsTim Rowley2016-04-223-6/+55
* swr: [rasterizer core] TemplateArgUnrollerTim Rowley2016-04-225-109/+101
* swr: [rasterizer core] Arena: make most allocated blocks the same sizeTim Rowley2016-04-221-16/+52
* swr: [rasterizer core] Fix global arena allocator bugTim Rowley2016-04-222-42/+51
* swr: [rasterizer core] Fix thread binding for 32-bit windowsTim Rowley2016-04-221-1/+15
* swr: [rasterizer fetch] Add support for fetching non-uniform component formatsTim Rowley2016-04-221-1/+189
* swr: [rasterizer core] Use CS spill/fill size in coreTim Rowley2016-04-224-5/+9
* swr: fix memory leaks from vs/fs compilationTim Rowley2016-04-223-23/+41
* swr: fix clang warningsTim Rowley2016-04-222-5/+5
* freedreno/a4xx: fix encoding of blend color stateRob Clark2016-04-221-35/+14
* freedreno: update generated headersRob Clark2016-04-225-9/+33
* vc4: Make sure we recompile when sample_mask changes.Eric Anholt2016-04-221-0/+1
* vc4: Fix validation of full res tile offset if used for non-MSAA.Eric Anholt2016-04-223-2/+14
* vc4: Only do MSAA FB operations if the FB is MSAA.Eric Anholt2016-04-221-5/+8
* vc4: Fix tests for format supported with nr_samples == 1.Eric Anholt2016-04-221-3/+4
* vc4: Don't try to blit from MSAA surfaces with mismatched width to dst.Eric Anholt2016-04-221-11/+14
* radeonsi: implement TGSI_SEMANTIC_HELPER_INVOCATIONNicolai Hähnle2016-04-211-0/+11
* swr: ignore generated files in rasterizerIlia Mirkin2016-04-221-0/+7
* nvc0: fix retrieving query results into buffer for timestampsIlia Mirkin2016-04-221-5/+15
* radeon: handle query buffer allocation and mapping failuresNicolai Hähnle2016-04-212-9/+33
* radeon: wire end_query return value to sw/hw_endNicolai Hähnle2016-04-212-7/+10
* gallium: add bool return to pipe_context::end_queryNicolai Hähnle2016-04-2119-26/+49
* softpipe: fix a warning due to an incorrect enum comparisonMarek Olšák2016-04-221-1/+1
* gallium: remove helpers converting to/from TGSI_PROCESSOR_*Marek Olšák2016-04-224-37/+3
* gallium: use PIPE_SHADER_* everywhere, remove TGSI_PROCESSOR_*Marek Olšák2016-04-2243-314/+305
* gallium: merge PIPE_SWIZZLE_* and UTIL_FORMAT_SWIZZLE_*Marek Olšák2016-04-2260-449/+439
* gallium: use enums in p_shader_tokens.h (v2)Marek Olšák2016-04-221-139/+164
* gallium: use enums in p_defines.h (v2)Marek Olšák2016-04-221-173/+205
* radeonsi: remove the shader parameter from si_set_ring_bufferMarek Olšák2016-04-223-15/+11
* radeonsi: decrease GS copy shader user SGPRs to 2Marek Olšák2016-04-222-3/+3
* radeonsi: shorten slot masks to 32 bitsMarek Olšák2016-04-224-63/+61
* radeonsi: clean up shader resource limit definitionsMarek Olšák2016-04-223-23/+12
* radeonsi: move default tess level constant buffer to RW buffersMarek Olšák2016-04-225-10/+35
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-22 23:23:56 +0000