index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
gallium
Commit message (
Expand
)
Author
Age
Files
Lines
*
nv50,nvc0: guard against zero-size blits
Ilia Mirkin
2018-10-09
2
-0
/
+14
*
nv50,nvc0: mark RGBX_UINT formats as renderable
Ilia Mirkin
2018-10-09
1
-4
/
+4
*
st/dri: Handle BGRA5551 format
Michel Dänzer
2018-10-09
1
-0
/
+13
*
freedreno/a5xx+a6xx: fix LRZ pitch alignment
Rob Clark
2018-10-08
1
-1
/
+1
*
freedreno/a6xx: add LRZ support
Rob Clark
2018-10-08
8
-132
/
+104
*
freedreno: update generated headers
Rob Clark
2018-10-08
7
-38
/
+120
*
freedreno/a6xx: add helper for various CP_EVENT_WRITE
Rob Clark
2018-10-08
5
-38
/
+30
*
freedreno/a6xx: remove unused fxns
Rob Clark
2018-10-08
2
-19
/
+0
*
freedreno/a6xx: remove fd6_shader_stateobj
Rob Clark
2018-10-08
3
-23
/
+10
*
util/u_queue: add UTIL_QUEUE_INIT_SET_FULL_THREAD_AFFINITY
Marek Olšák
2018-10-06
1
-1
/
+3
*
radeonsi: fix a typo at CS_PARTIAL_FLUSH
Marek Olšák
2018-10-06
1
-1
/
+1
*
ac: add ac_build_round
Marek Olšák
2018-10-06
1
-3
/
+1
*
ac: correct PKT3_COPY_DATA definitions
Marek Olšák
2018-10-06
4
-6
/
+6
*
ac: define all address spaces properly
Marek Olšák
2018-10-06
1
-3
/
+3
*
gallivm: Make it possible to disable some optimization shortcuts in release b...
Gert Wollny
2018-10-06
4
-21
/
+32
*
virgl: Pass resource size and transfer offsets
Tomeu Vizoso
2018-10-06
4
-28
/
+208
*
virgl, vtest: Correct the transfer size calculation
Gert Wollny
2018-10-06
1
-1
/
+3
*
radeonsi:optimizing SET_CONTEXT_REG for shaders vgt_vertex_reuse
Sonny Jiang
2018-10-05
4
-2
/
+18
*
radeonsi:optimizing SET_CONTEXT_REG for shaders Tessellation
Sonny Jiang
2018-10-05
4
-5
/
+26
*
radeonsi:optimizing SET_CONTEXT_REG for shaders PS
Sonny Jiang
2018-10-05
3
-14
/
+60
*
radeonsi:optimizing SET_CONTEXT_REG for shaders VS
Sonny Jiang
2018-10-05
3
-33
/
+77
*
radeonsi:optimizing SET_CONTEXT_REG for shaders GS
Sonny Jiang
2018-10-05
4
-24
/
+154
*
radeonsi: optimize and allow reg > 31 in radeon_opt_set_context_reg functions
Marek Olšák
2018-10-05
1
-22
/
+12
*
radeonsi: optimizing SET_CONTEXT_REG for shaders ES
Sonny Jiang
2018-10-05
5
-10
/
+37
*
virgl: Negotiate version with vtest server
Tomeu Vizoso
2018-10-04
3
-0
/
+64
*
etnaviv: Use write combine instead of unached mappings for shader bo
Guido Günther
2018-10-04
1
-1
/
+1
*
freedreno: add the a6xx sources to the Android build
Emil Velikov
2018-10-03
1
-0
/
+1
*
pipe-loader: add a dup() in pipe_loader_sw_probe_kms
Emil Velikov
2018-10-03
2
-2
/
+12
*
pipe-loader: move dup(fd) within pipe_loader_drm_probe_fd
Emil Velikov
2018-10-03
8
-44
/
+37
*
st/nine: do not double-close the fd on teardown
Emil Velikov
2018-10-03
1
-1
/
+1
*
vl/dri3: do full teardown on screen_destroy
Emil Velikov
2018-10-03
1
-1
/
+0
*
st/dri: make swrast_no_present member of dri_screen
Emil Velikov
2018-10-03
2
-4
/
+5
*
st/dri: inline dri2_buffer.h within dri2.c
Emil Velikov
2018-10-03
4
-26
/
+16
*
st/xa: remove unused xa_screen::d[s]_depth_bits_last
Emil Velikov
2018-10-03
1
-2
/
+0
*
r600: use build-id when available for disk cache
Timothy Arceri
2018-10-03
1
-7
/
+7
*
nouveau: use build-id when available for disk cache
Timothy Arceri
2018-10-03
1
-7
/
+7
*
radeonsi: use build-id when available for disk cache
Timothy Arceri
2018-10-03
1
-12
/
+9
*
radeonsi: avoid sending GS_EMIT in shaders without outputs
Józef Kucia
2018-10-02
1
-3
/
+6
*
radeonsi: initialize ac_gpu_info::name when using SI_FORCE_FAMILY
Marek Olšák
2018-10-02
1
-0
/
+1
*
radeonsi: don't set the VS prolog key for the blit VS
Marek Olšák
2018-10-02
1
-1
/
+2
*
freedreno/a6xx: hwbinning
Rob Clark
2018-10-02
8
-105
/
+159
*
freedreno: update generated headers
Rob Clark
2018-10-02
7
-41
/
+52
*
radeonsi: add a workaround for bitfield_extract when count is 0
Timothy Arceri
2018-10-02
1
-11
/
+30
*
gallium/util: Clarify comment in util_init_thread_pinning
Michel Dänzer
2018-09-28
1
-1
/
+4
*
freedreno/a6xx: Build up draw dword0 outside visibilty if statement
Kristian H. Kristensen
2018-09-27
1
-17
/
+18
*
freedreno/a6xx: Simplify draw_emit() branches a bit
Kristian H. Kristensen
2018-09-27
1
-16
/
+8
*
freedreno/a6xx: Copy OUT_RING() part into each branch of the index if
Kristian H. Kristensen
2018-09-27
1
-17
/
+29
*
freedreno/a6xx: Split fd6_draw_emit into direct and indirect paths
Kristian H. Kristensen
2018-09-27
1
-36
/
+46
*
freedreno/a6xx: Inline fd6_draw()
Kristian H. Kristensen
2018-09-27
1
-31
/
+17
*
freedreno/a6xx: Move emit_marker and wfi to draw_impl()
Kristian H. Kristensen
2018-09-27
1
-17
/
+12
[next]