summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
* freedreno/ir3: remove pointless statementRob Clark2018-02-101-3/+0
* freedreno/ir3: some more debug printsRob Clark2018-02-102-0/+36
* freedreno/ir3: fix printing of relative branch offsetsRob Clark2018-02-102-3/+3
* freedreno/ir3: be more clever with if/else jumpsRob Clark2018-02-101-1/+16
* freedreno/ir3: avoid some spurious sync bitsRob Clark2018-02-101-1/+3
* freedreno/ir3: print # of sync bits for shaderdbRob Clark2018-02-103-2/+18
* freedreno: add debug trace for flushRob Clark2018-02-101-0/+2
* st/radeonsi: enable disk cache for nirTimothy Arceri2018-02-101-4/+0
* radeonsi: stop returning PIPE_SHADER_IR_NATIVE for PIPE_SHADER_CAP_PREFERRED_IRTimothy Arceri2018-02-101-3/+0
* r600: always return PIPE_SHADER_IR_TGSI for PIPE_SHADER_CAP_PREFERRED_IRTimothy Arceri2018-02-101-5/+1
* clover: use PIPE_SHADER_CAP_SUPPORTED_IRS to discover IRTimothy Arceri2018-02-101-2/+9
* r600: add PIPE_SHADER_IR_NATIVE to supported shaders for csTimothy Arceri2018-02-101-3/+7
* radeonsi/nir: add depth layout to scan passTimothy Arceri2018-02-101-0/+19
* radeonsi/nir: add FRAG_RESULT_COLOR to scan passTimothy Arceri2018-02-101-0/+6
* st/va: Make the vendor string more descriptiveMark Thompson2018-02-092-1/+6
* st/va: Enable vaExportSurfaceHandle()Mark Thompson2018-02-092-2/+8
* radeonsi/nir: gather some missing fs infoTimothy Arceri2018-02-091-0/+5
* radeonsi: copy the NIR enablement debug bit to the shader cache flagsMarek Olšák2018-02-091-1/+2
* r600/sb: Check whether optimizations would result in reladdr conflictGert Wollny2018-02-093-4/+55
* r600g: Implement spilling of temp arrays (v2)Glenn Kennard2018-02-093-8/+292
* r600/sb: handle scratch mem reads on r600Dave Airlie2018-02-092-5/+23
* r600g/sb: Add dependency tracking for scratch opsGlenn Kennard2018-02-098-4/+22
* r600g/sb: Support scratch opsGlenn Kennard2018-02-095-1/+153
* r600g: Implement scratch buffer state management (v2)Glenn Kennard2018-02-096-1/+152
* r600g: Add pending output functionGlenn Kennard2018-02-092-0/+22
* r600g: Support emitting scratch opsGlenn Kennard2018-02-094-1/+77
* r600: fix texture gather swizzling.Dave Airlie2018-02-091-7/+7
* ac: add ac_build_export_null() helperSamuel Pitoiset2018-02-081-20/+1
* meson: Add build option for toolsScott D Phillips2018-02-082-2/+4
* gallium/util: silence clang warning in blitter codeBrian Paul2018-02-081-1/+1
* tgsi: s/unsigned/enum tgsi_semantic/ in ureg_DECL_output()Brian Paul2018-02-081-1/+1
* tgsi: use TGSI_INTERPOLATE_x arguments instead of zeros in ureg codeBrian Paul2018-02-081-2/+5
* gallium/util: s/uint/enum tgsi_semantic/ in simple shader codeBrian Paul2018-02-085-11/+11
* tgsi: s/unsigned/enum pipe_shader_type/ in ureg codeBrian Paul2018-02-082-5/+9
* gallium/util: s/uint/enum tgsi_semantic/ in u_blitter.cBrian Paul2018-02-081-4/+6
* gallium/util: trivial whitespace/formatting fixes in u_blit.cBrian Paul2018-02-081-9/+9
* cso: add a couple sanity check assertions in cso_draw_vbo()Brian Paul2018-02-081-0/+6
* r600: implement tg4 integer workaround. (v2)Dave Airlie2018-02-081-0/+162
* r600: clean up initial shader register setupGlenn Kennard2018-02-081-20/+17
* r600: partly fix sampleMaskIn valueRoland Scheidegger2018-02-081-0/+54
* r600: clean up fragment shader input scan codeRoland Scheidegger2018-02-081-52/+23
* r600/cm: (trivial) code cleanup for emitting msaa stateRoland Scheidegger2018-02-083-16/+14
* tgsi: use tgsi_semantic enum type in ureg codeBrian Paul2018-02-072-23/+23
* tgsi: use TGSI enum types in ureg codeBrian Paul2018-02-072-51/+55
* gallium/util: replace uint with tgsi enum typesBrian Paul2018-02-072-6/+7
* gallium/util: replace unsigned with tgsi enum typesBrian Paul2018-02-072-31/+34
* r600: fix rendering regression on r6/7 gpusDave Airlie2018-02-081-1/+6
* radeonsi: avoid int-to-pointer-cast warnings on 32bitGrazvydas Ignotas2018-02-081-6/+12
* gallium/hud: update some query functionsGrazvydas Ignotas2018-02-084-4/+4
* Revert "gallium: build ddebug, noop, rbug, trace as part of auxiliary"Roland Scheidegger2018-02-0714-54/+98