summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
...
* r600/sb: add gcm support to avoid clause between lds read/queue readDave Airlie2018-01-182-2/+17
* r600/sb: handle lds special dest registers.Dave Airlie2018-01-182-2/+2
* r600/sb: handle LDS operations in folding.Dave Airlie2018-01-181-0/+11
* r600/sb: add finalising for lds output queue special values.Dave Airlie2018-01-181-0/+12
* r600/sb: add initial support for parsing lds operations.Dave Airlie2018-01-181-2/+50
* r600/sb: disable if conversion for hsDave Airlie2018-01-181-1/+1
* r600/sb: lds ops have no dst register.Dave Airlie2018-01-181-1/+1
* r600/sb: introduce special register values for lds support.Dave Airlie2018-01-183-1/+33
* r600/sb: update last_cf if alu is the last clauseDave Airlie2018-01-181-0/+1
* r600/sb: start adding GDS supportDave Airlie2018-01-1813-13/+123
* r600/sb: add tess/compute initial state registers.Dave Airlie2018-01-181-1/+4
* r600/sb: fix a bug emitting ar load from a constant.Dave Airlie2018-01-181-0/+3
* r600/shader: only emit add instruction if param has a value.Dave Airlie2018-01-181-6/+8
* r600: emit 0 gds_op for tf write.Dave Airlie2018-01-181-2/+3
* r600: add support for ARB_shader_clock.Dave Airlie2018-01-183-5/+29
* gallium: remove PIPE_CAP_USER_CONSTANT_BUFFERSMarek Olšák2018-01-1718-26/+0
* nine: assume that user constant buffers are always supportedMarek Olšák2018-01-174-156/+4
* gallium: remove PIPE_CAP_TEXTURE_SHADOW_MAPMarek Olšák2018-01-1718-24/+0
* gallium: remove PIPE_CAP_TWO_SIDED_STENCILMarek Olšák2018-01-1719-24/+1
* svga: add num-commands-per-draw HUD queryBrian Paul2018-01-176-0/+24
* gallium/hud: Fix support for PIPE_DRIVER_QUERY_TYPE_FLOATBrian Paul2018-01-172-3/+29
* gallium/hud: remove uint64_t casts in sensor query_sti_load() functionBrian Paul2018-01-171-5/+5
* gallium/hud: compute cpu load, percent with doublesBrian Paul2018-01-171-4/+5
* gallium/hud: s/unsigned/enum pipe_query_type/Brian Paul2018-01-172-3/+5
* meson: add llvm dependency for swr buildGeorge Kyriazis2018-01-171-0/+1
* st/va: add break for MPEG4 data buffer handling caseLeo Liu2018-01-171-0/+1
* st/va: remove TODO line for JPEG data buffer handlingLeo Liu2018-01-171-1/+0
* radeonsi: bump glsl version to 450 for nir backendTimothy Arceri2018-01-181-6/+1
* radeonsi/nir: add some missing tcs bits to the nir scan passTimothy Arceri2018-01-181-0/+14
* ac/radeonsi: add tcs load outputs supportTimothy Arceri2018-01-182-16/+29
* draw: remove VSPLIT_CREATE_IDX macroRoland Scheidegger2018-01-171-11/+12
* draw: fix vsplit code when the (post-bias) index value is -1Roland Scheidegger2018-01-172-3/+4
* st/va: release held locks in error pathsGrazvydas Ignotas2018-01-173-3/+9
* radeon: remove unneeded semicolonsGrazvydas Ignotas2018-01-171-3/+3
* ac: import lp_create_builder() from gallivmSamuel Pitoiset2018-01-163-42/+4
* st/va: clear pointers for mpeg2 quantiser matricesIndrajit Das2018-01-161-0/+5
* radeon/vcn: update quantiser matrices only when requestedIndrajit Das2018-01-161-6/+11
* radeon/uvd: update quantiser matrices only when requestedIndrajit Das2018-01-161-6/+11
* Revert "gallium/dri2: Enable {GLX_ARB,EGL_KHR}_context_flush_control"Adam Jackson2018-01-151-2/+0
* r600/shader: Initialize max_driver_temp_used correctly for the first timeGert Wollny2018-01-151-0/+1
* freedreno/ir3: "soft" depth scheduling for SFU instructionsRob Clark2018-01-141-9/+21
* freedreno/a5xx: work around SWAP vs TILE_MODE constraintRob Clark2018-01-141-0/+20
* freedreno/a5xx: texture tilingRob Clark2018-01-1416-25/+339
* freedreno: update generated headersRob Clark2018-01-146-26/+35
* freedreno: add screen->setup_slices() for tex layoutRob Clark2018-01-143-19/+43
* r300g: remove double assignmentGrazvydas Ignotas2018-01-141-1/+0
* ac: fix build error in si_shaderMauro Rossi2018-01-131-1/+1
* radv/radeonsi/nir: lower 64bit flrpTimothy Arceri2018-01-131-0/+1
* broadcom/vc5: Fix up channel swizzling for textures on 4.x.Eric Anholt2018-01-121-2/+5
* broadcom/vc5: Port the draw-time state emission to V3D 4.1.Eric Anholt2018-01-127-27/+76