summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
* svga: Always set the alpha value to 1 when sampling using an XRGB viewThomas Hellstrom2017-06-071-13/+30
* svga: Fix imported surface view creationThomas Hellstrom2017-06-074-11/+33
* svga: Set alpha to 1 for non-alpha viewsThomas Hellstrom2017-06-071-0/+18
* svga: Allow format differences in 16-bit RGBA surface sharingThomas Hellstrom2017-06-071-1/+5
* st/dri: Allow gallium drivers to turn off two GLX extensionsThomas Hellstrom2017-06-071-0/+2
* st/dri: Allow dri users to query also driver optionsThomas Hellstrom2017-06-071-1/+64
* radeonsi: clean up decompress blend state namesMarek Olšák2017-06-074-10/+10
* gallium/radeon: clean up a misleading statement from the old daysMarek Olšák2017-06-071-4/+1
* radeonsi: don't use 1D tiling for Z/S on VI to get TC-compatible HTILEMarek Olšák2017-06-071-3/+13
* radeonsi: enable TC-compatible stencil compression on VIMarek Olšák2017-06-073-5/+8
* radeonsi/gfx9: prevent a race when the previous shader's main part is missingMarek Olšák2017-06-071-0/+2
* radeonsi/gfx9: wait for main part compilation of 1st shaders of merged shadersMarek Olšák2017-06-071-0/+4
* radeonsi/gfx9: fix LS scratch buffer support without TCS for GFX9Marek Olšák2017-06-071-3/+18
* radeonsi: move streamout state update out of si_update_shadersMarek Olšák2017-06-072-16/+25
* radeonsi: remove dead code in declare_input_fsMarek Olšák2017-06-071-5/+0
* radeonsi: move handling of DBG_NO_OPT_VARIANT into si_shader_selector_keyMarek Olšák2017-06-071-4/+3
* radeonsi: use a compiler queue with a low priority for optimized shadersMarek Olšák2017-06-073-8/+34
* util/u_queue: add an option to set the minimum thread priorityMarek Olšák2017-06-075-5/+5
* radeonsi: decrease the number of compiler threads to num CPUs - 1Marek Olšák2017-06-071-1/+4
* radeonsi: drop unfinished shader compilations when destroying shadersMarek Olšák2017-06-072-3/+5
* freedreno/a5xx: set SP_BLEND_CONTROL properlyRob Clark2017-06-073-1/+4
* freedreno/a5xx: LRZ supportRob Clark2017-06-0714-14/+234
* freedreno: drop timestamp fieldRob Clark2017-06-072-3/+0
* freedreno/a5xx: refactor out helper for LRZ flushRob Clark2017-06-073-11/+19
* freedreno: reshuffle FD_MESA_DEBUG bitmaskRob Clark2017-06-071-3/+3
* freedreno: update generated headersRob Clark2017-06-077-17/+31
* gallium/u_blitter: use 2D_ARRAY for cubemap blits if possibleMarek Olšák2017-06-075-22/+39
* gallium/u_blitter: use TXF if possibleMarek Olšák2017-06-071-102/+190
* gallium/u_blitter: use TEX_LZ if it's supportedMarek Olšák2017-06-071-4/+8
* gallium/util: add _LZ and TXF options to simple shadersMarek Olšák2017-06-076-33/+77
* gallium/ureg: add TEX/TXF_LZ opcodes to uregMarek Olšák2017-06-071-0/+2
* tree-wide: remove trailing backslashEric Engestrom2017-06-076-7/+7
* radeonsi: fix a GPU hang with tessellation on 2-CU configsMarek Olšák2017-06-061-1/+5
* radeon: remove out of date LLVM_REVISION.txtEmil Velikov2017-06-052-4/+0
* gallium/u_threaded: fixes for MSVCBrian Paul2017-06-051-7/+9
* r600: refactor out some compressed resource state code.Dave Airlie2017-06-061-24/+28
* r600: document some of the missing shader constants.Dave Airlie2017-06-061-0/+4
* r600: add register info for atomic counters.Dave Airlie2017-06-062-0/+51
* r600: add missing RAT registers and operations.Dave Airlie2017-06-063-0/+59
* r600/sb: fix typo in field definitionsDave Airlie2017-06-061-1/+1
* tgsi/scan: fix scanning fragment shaders with PrimID and Position/FaceMarek Olšák2017-06-051-7/+10
* gallium/u_threaded: remove 16 bytes from tc_batchMarek Olšák2017-06-052-3/+0
* gallium/u_threaded: align batches and call slots to 16 bytesMarek Olšák2017-06-052-3/+17
* Android: use bionic pthread_barrier_* if possibleChih-Wei Huang2017-06-051-1/+1
* r600: fix incorrect and missing bit field in register headers.Dave Airlie2017-06-051-3/+4
* nvc0: Add support for ARB_post_depth_coverageLyude2017-06-028-1/+15
* gallium: Add a cap to check if the driver supports ARB_post_depth_coverageLyude2017-06-0217-0/+18
* gallium: Add TGSI shader token for ARB_post_depth_coverageLyude2017-06-023-0/+9
* nvc0: disable BGRA8 images on FermiLyude2017-06-021-5/+14
* st/dri: Use fence extension in drisw.cGurchetan Singh2017-06-021-0/+2