summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
* virgl: update minor differences to upstream headerErik Faye-Lund2018-09-051-1/+1
* gallium: add PIPE_CAP_MAX_COMBINED_HW_ATOMIC_COUNTER{S,_BUFFERS}Erik Faye-Lund2018-09-054-0/+19
* gallium: add PIPE_CAP_MAX_COMBINED_SHADER_BUFFERSErik Faye-Lund2018-09-054-0/+9
* gallium/u_threaded: increase batch size to increase performanceMarek Olšák2018-09-041-1/+1
* st/vdpau: silence an unitialized-variable warningMarek Olšák2018-09-041-1/+1
* u_vbuf: Fix leakErnestas Kulik2018-09-041-0/+1
* freedreno: Drop a bunch of duplicated gallium PIPE_CAP default code.Eric Anholt2018-09-041-108/+2
* v3d: Drop a bunch of duplicated gallium PIPE_CAP default code.Eric Anholt2018-09-041-151/+0
* vc4: Drop a bunch of duplicated gallium PIPE_CAP default code.Eric Anholt2018-09-042-184/+1
* gallium: Add a helper for implementing PIPE_CAP_* default values.Eric Anholt2018-09-0419-35/+403
* imx: make use of loader_open_render_node(..) helperChristian Gmeiner2018-08-311-1/+2
* tegra: make use loader_open_render_node(..) helperChristian Gmeiner2018-08-311-59/+2
* tegra: fix memory leakChristian Gmeiner2018-08-311-0/+1
* st/dri: Don't expose sRGB formats to clientsDaniel Stone2018-08-311-0/+6
* radeonsi: fix regression in indirect input swizzles.Dave Airlie2018-08-311-2/+5
* radeonsi: fix tess/gs fetchs for new swizzle.Dave Airlie2018-08-311-5/+8
* gallivm: Detect VSX separately from AltivecVicki Pfau2018-08-303-19/+17
* nv50: bump compat glsl level to same as coreIlia Mirkin2018-08-291-1/+1
* nvc0: bump compat GLSL version to match coreIlia Mirkin2018-08-291-1/+1
* st/mesa, gallium: add a workaround for No Mans SkyTimothy Arceri2018-08-303-0/+4
* gallivm: allow to pass two swizzles into fetches.Dave Airlie2018-08-304-41/+79
* radeonsi: add radeonsi_zerovram driconfig optionTimothy Arceri2018-08-302-3/+8
* radeonsi: enable GL 4.5 in compat profileTimothy Arceri2018-08-301-2/+1
* radeonsi: add a thorough clear/copy_buffer benchmarkMarek Olšák2018-08-299-153/+599
* radeonsi: let internal compute dispatches tune WAVES_PER_SHMarek Olšák2018-08-292-0/+9
* radeonsi: add TGSI_SEMANTIC_CS_USER_DATA for reading up to 4 SGPRs with TGSIMarek Olšák2018-08-296-3/+34
* radeonsi: add SI_QUERY_TIME_ELAPSED_SDMA_SI for measuring DMA on SIMarek Olšák2018-08-292-0/+20
* radeonsi: add SI_QUERY_TIME_ELAPSED_SDMA for measuring SDMA performanceMarek Olšák2018-08-294-2/+51
* radeonsi: add flag L2_STREAM for minimal cache usageMarek Olšák2018-08-292-6/+11
* gallium: add TGSI_MEMORY_STREAM_CACHE_POLICYMarek Olšák2018-08-294-4/+12
* svga: add missing switch cases for shadow texturesBrian Paul2018-08-292-0/+5
* svga: fix vgpu9 sprite coordinate bugBrian Paul2018-08-293-7/+3
* svga: fix PIPE_TEXTURE_RECT/BUFFER const buffer issueBrian Paul2018-08-293-20/+16
* svga: minor improvements in svga_state_constants.cBrian Paul2018-08-291-17/+13
* nv50/ir: silence partitionLoadStore() unused function warningRhys Kidd2018-08-291-2/+2
* virgl: add debug-switch to output TGSIErik Faye-Lund2018-08-283-0/+5
* virgl: introduce $VIRGL_DEBUG=verboseErik Faye-Lund2018-08-284-3/+18
* virgl: replace fprintf-call with debug_printfErik Faye-Lund2018-08-281-1/+1
* virgl: delete commented out fprintf-callErik Faye-Lund2018-08-281-1/+0
* nv50/ir,nvc0: use constant buffers for compute when possible on Kepler+Rhys Perry2018-08-272-10/+36
* nv50/ir: optimize multiplication by 16-bit immediates into two xmadsRhys Perry2018-08-271-0/+10
* nv50/ir: optimize near power-of-twos into shladdRhys Perry2018-08-271-0/+27
* nv50/ir: move a * b -> a << log2(b) code into createMul()Rhys Perry2018-08-271-15/+30
* nv50/ir: optimize imul/imad to xmadsRhys Perry2018-08-272-1/+56
* gm107/ir: add support for OP_XMAD on GM107+Rhys Perry2018-08-273-1/+71
* nv50/ir: add preliminary support for OP_XMADRhys Perry2018-08-277-5/+85
* gallium: Split out PIPE_CAP_TEXTURE_MIRROR_CLAMP_TO_EDGE.Kenneth Graunke2018-08-2418-2/+21
* Revert "configure: allow building with python3"Emil Velikov2018-08-245-5/+5
* gallivm: don't use saturated unsigned add/sub intrinsics for llvm 8.0Roland Scheidegger2018-08-241-27/+60
* radeonsi: increase the maximum UBO size to 2 GBMarek Olšák2018-08-231-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-23 22:50:26 +0000