summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
* ir3: fixup for new nir_foreach_block()Connor Abbott2016-05-051-30/+21
* swr: [rasterizer core] Faster modulo operator in ProcessVertsTim Rowley2016-05-051-1/+4
* swr: [rasterizer] Small warning cleanupTim Rowley2016-05-052-8/+4
* swr: [rasterizer] Add SWR_ASSUME / SWR_ASSUME_ASSERT macrosTim Rowley2016-05-052-14/+52
* swr: [rasterizer] Miscellaneous backend changesTim Rowley2016-05-053-22/+31
* swr: [rasterizer] Add support for X24_TYPELESS_G8_UINT formatTim Rowley2016-05-053-7/+41
* swr: [rasterizer jitter] Fix printing bugs for tracing.Tim Rowley2016-05-051-81/+24
* swr: [rasterizer memory] Add missing store tiles functionTim Rowley2016-05-051-1/+4
* swr: [rasterizer jitter] Add asserts for supported formats in fetch shaderTim Rowley2016-05-051-0/+2
* swr: [rasterizer core] Fix thread allocationTim Rowley2016-05-051-17/+47
* swr: [rasterizer core] Fix threadviz support in bucketsTim Rowley2016-05-053-12/+14
* swr: [rasterizer] Whitespace cleanup and misc changesTim Rowley2016-05-055-5/+2
* radeonsi: mark descriptor loads as using dynamically uniform indicesNicolai Hähnle2016-05-051-5/+17
* swr: Remove stall waiting for core query counters.Bruce Cherniak2016-05-054-124/+81
* freedreno: remove null check before freeThomas Hindoe Paaboel Andersen2016-05-051-2/+1
* r600,compute: create vtx buffer for text + rodataJan Vesely2016-05-041-2/+10
* freedreno: allow ctx->draw_vbo to failRob Clark2016-05-045-30/+37
* freedreno: move shader-stage dirty bits to global dirty flagRob Clark2016-05-048-59/+41
* freedreno/a4xx: fix bogus offset for f32x24s8 stencil restoreRob Clark2016-05-041-4/+5
* freedreno: add some debug_asserts() to catch insane offsetsRob Clark2016-05-041-0/+2
* freedreno/a4xx: deal with VS which do not write positionRob Clark2016-05-041-0/+7
* freedreno/ir3: remove a couple redundant is_flow()sRob Clark2016-05-042-2/+2
* freedreno/ir3: cp small negative integers tooRob Clark2016-05-041-1/+2
* freedreno/ir3: fix # of registersRob Clark2016-05-041-1/+1
* freedreno/ir3: lower immeds to constRob Clark2016-05-043-4/+80
* freedreno/ir3: add ir3_cp_ctxRob Clark2016-05-043-12/+22
* nouveau/video: properly detect the decoder class for availability checksIlia Mirkin2016-05-041-8/+17
* gallium/util: change assertion to conditional in util_bitmask_destroy()Brian Paul2016-05-031-4/+4
* cso: null-out previously bound sampler statesBrian Paul2016-05-031-1/+3
* svga: try to flag surfaces for sampling, in addition to renderingBrian Paul2016-05-031-0/+11
* svga: fix copying non-zero layers of 1D array texturesBrian Paul2016-05-031-10/+12
* svga: clean up svga_pipe_blit.cBrian Paul2016-05-031-68/+13
* rbug: s/Elements/ARRAY_SIZE/Brian Paul2016-05-031-1/+1
* freedreno: s/Elements/ARRAY_SIZE/Brian Paul2016-05-031-1/+1
* trace: s/Elements/ARRAY_SIZE/Brian Paul2016-05-031-4/+4
* ilo: s/Elements/ARRAY_SIZE/Brian Paul2016-05-0314-43/+43
* i915g: s/Elements/ARRAY_SIZE/Brian Paul2016-05-036-12/+12
* nvc0: compute a percentage for metric-achieved_occupancySamuel Pitoiset2016-05-031-4/+4
* nvc0: display some performance metrics with a percentageSamuel Pitoiset2016-05-031-3/+3
* nvc0: store the driver query type for performance metricsSamuel Pitoiset2016-05-031-18/+22
* nvc0: fix exposing of metric-issue_slots for SM21/SM30Samuel Pitoiset2016-05-031-2/+22
* gallium,utils: Fix trivial sign compare warningsJan Vesely2016-05-038-21/+21
* gallium/radeon: remove stencil_tile_split from metadataMarek Olšák2016-05-023-7/+0
* gallium/radeon: remove tile_mode_array_valid flagsMarek Olšák2016-05-024-8/+0
* winsys/amdgpu: pass PIPE_CONFIG to addrlib on texture importMarek Olšák2016-05-023-0/+3
* winsys/amdgpu: read NUM_BANKS from buffer metadataMarek Olšák2016-05-023-21/+3
* radeonsi: remove unused tile mode gettersMarek Olšák2016-05-022-157/+2
* radeonsi: just read tile mode arrays in SDMA setupMarek Olšák2016-05-021-51/+28
* radeonsi: just read tile mode arrays in SI DMA setupMarek Olšák2016-05-021-33/+21
* radeonsi: just read tile mode arrays in DB setupMarek Olšák2016-05-021-36/+19