summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
* amd: remove support for LLVM 5.0Marek Olšák2018-08-033-36/+3
* winsys/amdgpu: pass the BO list via the CS ioctl on DRM >= 3.27.0Marek Olšák2018-08-033-4/+58
* gallium/u_vbuf: handle indirect multidraws correctly and efficiently (v3)Marek Olšák2018-08-031-24/+180
* util: return 0 for NaNs in float_to_ubyteRoland Scheidegger2018-08-031-6/+5
* radeonsi: add new R600_DEBUG test "testclearbufperf"Darren Powell2018-08-028-11/+170
* swr: Remove unnecessary memset callVlad Golovkin2018-08-021-1/+0
* ddebug: use util_snprintf() in dd_get_debug_filename_and_mkdirAndres Gomez2018-08-021-3/+4
* gallium/aux/util: use util_snprintf() in test_texture_barrierAndres Gomez2018-08-021-2/+2
* gallium: fix ddebug on windowsDylan Baker2018-08-011-1/+5
* util: move process.[ch] to u_process.[ch]Dylan Baker2018-08-011-1/+1
* ac,radeonsi: reduce optimizations for complex compute shaders on older APUs (v2)Marek Olšák2018-08-014-9/+43
* vc4: Fix automake linking error.Juan A. Suarez Romero2018-08-011-0/+9
* python: Use the unicode_escape codecMathieu Bridon2018-08-011-1/+1
* gallium: add new SAMP2HND and IMG2HND opcodesRhys Perry2018-08-015-2/+34
* virgl: enable FBFETCH if virglrenderer supports itErik Faye-Lund2018-08-012-1/+3
* virgl: add texture_barrier stubErik Faye-Lund2018-08-011-0/+7
* virgl: enable robustness if the host exposes itDave Airlie2018-08-012-1/+3
* virgl: Support ARB_framebuffer_no_attachmentsDave Airlie2018-08-014-1/+23
* virgl: add initial ARB_compute_shader supportDave Airlie2018-08-017-7/+153
* radeonsi: report supported EQAA combinations from is_format_supportedMarek Olšák2018-07-311-16/+20
* radeonsi: use storage_samples instead of color_samples in most placesMarek Olšák2018-07-318-47/+29
* gallium: add storage_sample_count parameter into is_format_supportedMarek Olšák2018-07-3168-69/+185
* gallium: add pipe_resource::nr_storage_samples, and set it same as nr_samplesMarek Olšák2018-07-3126-24/+56
* gallium: add PIPE_CAP_FRAMEBUFFER_MSAA_CONSTRAINTSMarek Olšák2018-07-3118-0/+29
* virgl: also mark sampler views as dirtyGurchetan Singh2018-08-011-1/+2
* virgl: add memory barrier supportDave Airlie2018-08-015-0/+29
* virgl: add TXQS supportDave Airlie2018-08-012-1/+3
* virgl: add initial images support (v2)Dave Airlie2018-08-018-0/+105
* etnaviv: fix typo in query namesChristian Gmeiner2018-07-311-2/+2
* v3d: Include commands to run the BCL and RCL in CLIF dumps.Eric Anholt2018-07-301-10/+1
* v3d: Rename "configuration" and "config" in the XML to "cfg"Eric Anholt2018-07-304-30/+33
* v3d: s/colour/color in the XML.Eric Anholt2018-07-303-20/+20
* v3d: Rename primitives to prims in the XML to match CLIF names.Eric Anholt2018-07-302-5/+5
* v3d: Add a separate flag for CLIF ABI output versus human-readable CLs.Eric Anholt2018-07-302-3/+4
* v3d: Add pack header support for f187 values.Eric Anholt2018-07-302-15/+5
* v3d: Move depth offset packet setup to CSO creation time.Eric Anholt2018-07-304-33/+34
* r600: reduce num compute threads to 1024.Dave Airlie2018-07-311-1/+1
* freedreno/a5xx: fix txf_msRob Clark2018-07-303-0/+12
* nvc0: serialize before updating some constant buffer bindings on Maxwell+Rhys Perry2018-07-304-47/+81
* v3d: Block bin on render when doing vertex texturing.Eric Anholt2018-07-291-0/+14
* vc4: Fix meson build when enabled without v3d.Eric Anholt2018-07-291-1/+1
* freedreno/a5xx: small cleanupRob Clark2018-07-291-26/+24
* freedreno/a5xx: remove unused prototypeRob Clark2018-07-291-3/+0
* freedreno: fix caps harderRob Clark2018-07-291-4/+4
* tgsi: whitespace fixes in tgsi_ureg.cBrian Paul2018-07-271-23/+22
* gallium/util: whitespace fixes in u_inlines.hBrian Paul2018-07-271-36/+44
* svga: whitespace fixes in svga_tgsi_decl_sm30.cBrian Paul2018-07-271-88/+92
* gallium/util: whitespace fixes in u_debug_memory.cBrian Paul2018-07-271-53/+53
* v3d: Stop doing pretty-printed colorful booleans in CLIF output.Eric Anholt2018-07-271-1/+1
* v3d: Move clif dumping to a separate step from noting where the CLs are.Eric Anholt2018-07-271-0/+2